Home | History | Annotate | Line # | Download | only in dev 
      1 /*	$NetBSD: com_dioreg.h,v 1.3 2005/12/11 12:17:13 christos Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 1982, 1986, 1990, 1993
      5  *	The Regents of the University of California.  All rights reserved.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. Neither the name of the University nor the names of its contributors
     16  *    may be used to endorse or promote products derived from this software
     17  *    without specific prior written permission.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     20  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     22  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     23  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     24  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     25  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     26  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     27  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     28  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     29  * SUCH DAMAGE.
     30  *
     31  *	@(#)dcareg.h	8.1 (Berkeley) 6/10/93
     32  */
     33 
     34 #ifndef _HP300_DEV_COM_DIOREG_H_
     35 #define	_HP300_DEV_COM_DIOREG_H_
     36 
     37 /* interface reset/id */
     38 #define DCA_ID		0x00			/* read */
     39 #define  DCAID0		0x02
     40 #define  DCAREMID0	0x82
     41 #define  DCAID1		0x42
     42 #define  DCAREMID1	0xC2
     43 
     44 #define DCA_RESET	0x00			/* write */
     45 
     46 /* interrupt control */
     47 #define DCA_IC		0x01
     48 #define  DCAIPL(x)	((((x) >> 4) & 3) + 3)
     49 #define  IC_IR		0x40
     50 #define  IC_IE		0x80
     51 
     52 #define DCA_OCBRC	0x02
     53 
     54 #define DCA_LCSM	0x03
     55 
     56 #define DCA_SIZE	0x20	/* XXX */
     57 #define DCA_COM_OFFSET	0x10	/* XXX */
     58 
     59 /* clock frequency */
     60 #define COM_DIO_FREQ	2457600
     61 
     62 #endif /* _HP300_DEV_COM_DIOREG_H_ */
     63