gcscide.c revision 1.6
1/* $NetBSD: gcscide.c,v 1.6 2007/10/06 07:21:03 xtraeme Exp $ */ 2 3/*- 4 * Copyright (c) 2007 Juan Romero Pardines. 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 17 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 18 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 19 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 20 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 21 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 25 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 26 */ 27 28/* 29 * Driver for the IDE Controller of the National Semiconductor/AMD 30 * CS5535 Companion device. Available on systems with an AMD Geode GX2 31 * CPU, for example the decTOP. 32 * 33 * Datasheet at: 34 * 35 * http://www.amd.com/files/connectivitysolutions/geode/geode_gx/31506_cs5535_databook.pdf 36 */ 37 38#include <sys/cdefs.h> 39__KERNEL_RCSID(0, "$NetBSD: gcscide.c,v 1.6 2007/10/06 07:21:03 xtraeme Exp $"); 40 41#include <sys/param.h> 42#include <sys/systm.h> 43 44#include <dev/pci/pcivar.h> 45#include <dev/pci/pcidevs.h> 46#include <dev/pci/pciidereg.h> 47#include <dev/pci/pciidevar.h> 48 49#include <machine/cpufunc.h> 50 51/* 52 * 6.4 - ATA-5 Controller Register Definitions. 53 */ 54#define GCSCIDE_MSR_ATAC_BASE 0x51300000 55#define GCSCIDE_ATAC_GLD_MSR_CAP (GCSCIDE_MSR_ATAC_BASE + 0) 56#define GCSCIDE_ATAC_GLD_MSR_CONFIG (GCSCIDE_MSR_ATAC_BASE + 0x01) 57#define GCSCIDE_ATAC_GLD_MSR_SMI (GCSCIDE_MSR_ATAC_BASE + 0x02) 58#define GCSCIDE_ATAC_GLD_MSR_ERROR (GCSCIDE_MSR_ATAC_BASE + 0x03) 59#define GCSCIDE_ATAC_GLD_MSR_PM (GCSCIDE_MSR_ATAC_BASE + 0x04) 60#define GCSCIDE_ATAC_GLD_MSR_DIAG (GCSCIDE_MSR_ATAC_BASE + 0x05) 61#define GCSCIDE_ATAC_IO_BAR (GCSCIDE_MSR_ATAC_BASE + 0x08) 62#define GCSCIDE_ATAC_RESET (GCSCIDE_MSR_ATAC_BASE + 0x10) 63#define GCSCIDE_ATAC_CH0D0_PIO (GCSCIDE_MSR_ATAC_BASE + 0x20) 64#define GCSCIDE_ATAC_CH0D0_DMA (GCSCIDE_MSR_ATAC_BASE + 0x21) 65#define GCSCIDE_ATAC_CH0D1_PIO (GCSCIDE_MSR_ATAC_BASE + 0x22) 66#define GCSCIDE_ATAC_CH0D1_DMA (GCSCIDE_MSR_ATAC_BASE + 0x23) 67#define GCSCIDE_ATAC_PCI_ABRTERR (GCSCIDE_MSR_ATAC_BASE + 0x24) 68#define GCSCIDE_ATAC_BM0_CMD_PRIM 0x00 69#define GCSCIDE_ATAC_BM0_STS_PRIM 0x02 70#define GCSCIDE_ATAC_BM0_PRD 0x04 71/* 72 * ATAC_CH0D0_DMA registers: 73 * 74 * PIO Format (bit 31): Format 1 allows independent control of command 75 * and data per drive, while Format 0 selects the slowest speed 76 * of the two drives. 77 */ 78#define GCSCIDE_ATAC_PIO_FORMAT (1 << 31) /* PIO Mode Format 1 */ 79/* 80 * DMA_SEL (bit 20): sets Ultra DMA mode (if enabled) or Multi-word 81 * DMA mode (if disabled). 82 */ 83#define GCSCIDE_ATAC_DMA_SEL (1 << 20) 84 85static int gcscide_match(struct device *, struct cfdata *, void *); 86static void gcscide_attach(struct device *, struct device *, void *); 87 88static void gcscide_chip_map(struct pciide_softc *, struct pci_attach_args *); 89static void gcscide_setup_channel(struct ata_channel *); 90 91/* PIO Format 1 settings */ 92static const uint32_t gcscide_pio_timings[] = { 93 0xf7f4f7f4, /* PIO Mode 0 */ 94 0x53f3f173, /* PIO Mode 1 */ 95 0x13f18141, /* PIO Mode 2 */ 96 0x51315131, /* PIO Mode 3 */ 97 0x11311131 /* PIO Mode 4 */ 98}; 99 100static const uint32_t gcscide_mdma_timings[] = { 101 0x7f0ffff3, /* MDMA Mode 0 */ 102 0x7f035352, /* MDMA Mode 1 */ 103 0x7f024241 /* MDMA Mode 2 */ 104}; 105 106static const uint32_t gcscide_udma_timings[] = { 107 0x7f7436a1, /* Ultra DMA Mode 0 */ 108 0x7f733481, /* Ultra DMA Mode 1 */ 109 0x7f723261, /* Ultra DMA Mode 2 */ 110 0x7f713161, /* Ultra DMA Mode 3 */ 111 0x7f703061 /* Ultra DMA Mode 4 */ 112}; 113 114CFATTACH_DECL(gcscide, sizeof(struct pciide_softc), 115 gcscide_match, gcscide_attach, NULL, NULL); 116 117static const struct pciide_product_desc pciide_gcscide_products[] = { 118 { 119 PCI_PRODUCT_NS_CS5535_IDE, 120 0, 121 "National Semiconductor/AMD CS5535 IDE Controller", 122 gcscide_chip_map 123 }, 124 { 0, 0, NULL, NULL } 125}; 126 127static int 128gcscide_match(struct device *parent, struct cfdata *cfdata, void *aux) 129{ 130 struct pci_attach_args *pa = (struct pci_attach_args *)aux; 131 132 if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_NS && 133 PCI_CLASS(pa->pa_class) == PCI_CLASS_MASS_STORAGE && 134 PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_MASS_STORAGE_IDE && 135 pciide_lookup_product(pa->pa_id, pciide_gcscide_products)) 136 return 2; 137 return 0; 138} 139 140static void 141gcscide_attach(struct device *parent, struct device *self, void *aux) 142{ 143 struct pci_attach_args *pa = aux; 144 struct pciide_softc *sc = (struct pciide_softc *)self; 145 146 pciide_common_attach(sc, pa, 147 pciide_lookup_product(pa->pa_id, pciide_gcscide_products)); 148} 149 150static void 151gcscide_chip_map(struct pciide_softc *sc, struct pci_attach_args *pa) 152{ 153 pcireg_t interface; 154 bus_size_t cmdsize, ctlsize; 155 156 if (pciide_chipen(sc, pa) == 0) 157 return; 158 159 aprint_verbose("%s: bus-master DMA support present", 160 sc->sc_wdcdev.sc_atac.atac_dev.dv_xname); 161 pciide_mapreg_dma(sc, pa); 162 aprint_verbose("\n"); 163 164 sc->sc_wdcdev.sc_atac.atac_cap = ATAC_CAP_DATA16 | ATAC_CAP_DATA32; 165 if (sc->sc_dma_ok) { 166 sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA | ATAC_CAP_UDMA; 167 sc->sc_wdcdev.irqack = pciide_irqack; 168 } 169 170 sc->sc_wdcdev.sc_atac.atac_pio_cap = 4; 171 sc->sc_wdcdev.sc_atac.atac_dma_cap = 2; 172 sc->sc_wdcdev.sc_atac.atac_udma_cap = 4; 173 sc->sc_wdcdev.sc_atac.atac_set_modes = gcscide_setup_channel; 174 sc->sc_wdcdev.sc_atac.atac_channels = sc->wdc_chanarray; 175 sc->sc_wdcdev.sc_atac.atac_nchannels = 1; 176 177 interface = PCI_INTERFACE(pa->pa_class); 178 179 wdc_allocate_regs(&sc->sc_wdcdev); 180 181 if (pciide_chansetup(sc, 0, interface) == 0) 182 return; 183 184 pciide_mapchan(pa, &sc->pciide_channels[0], interface, 185 &cmdsize, &ctlsize, pciide_pci_intr); 186} 187 188static void 189gcscide_setup_channel(struct ata_channel *chp) 190{ 191 struct pciide_channel *cp = CHAN_TO_PCHAN(chp); 192 struct ata_drive_datas *drvp; 193 uint64_t reg = 0; 194 int drive, s; 195 196 pciide_channel_dma_setup(cp); 197 198 for (drive = 0; drive < 2; drive++) { 199 drvp = &chp->ch_drive[drive]; 200 if ((drvp->drive_flags & DRIVE) == 0) 201 continue; 202 203 reg = rdmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 204 GCSCIDE_ATAC_CH0D0_DMA); 205 206 if (drvp->drive_flags & DRIVE_UDMA) { 207 s = splbio(); 208 drvp->drive_flags &= ~DRIVE_DMA; 209 splx(s); 210 /* Enable the Ultra DMA mode bit */ 211 reg |= GCSCIDE_ATAC_DMA_SEL; 212 /* set the Ultra DMA mode */ 213 reg |= gcscide_udma_timings[drvp->UDMA_mode]; 214 215 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 216 GCSCIDE_ATAC_CH0D0_DMA, reg); 217 218 } else if (drvp->drive_flags & DRIVE_DMA) { 219 /* Enable the Multi-word DMA bit */ 220 reg &= ~GCSCIDE_ATAC_DMA_SEL; 221 /* set the Multi-word DMA mode */ 222 reg |= gcscide_mdma_timings[drvp->DMA_mode]; 223 224 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 225 GCSCIDE_ATAC_CH0D0_DMA, reg); 226 } 227 228 /* Always use PIO Format 1. */ 229 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 230 GCSCIDE_ATAC_CH0D0_DMA, reg | GCSCIDE_ATAC_PIO_FORMAT); 231 232 /* Set PIO mode */ 233 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_PIO : GCSCIDE_ATAC_CH0D0_PIO, 234 gcscide_pio_timings[drvp->PIO_mode]); 235 } 236} 237