mips_param.h revision 1.55
1 /* $NetBSD: mips_param.h,v 1.55 2025/05/03 02:00:46 riastradh Exp $ */ 2 3 /*- 4 * Copyright (c) 2013 The NetBSD Foundation, Inc. 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 17 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 18 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 20 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 21 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 22 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 23 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 24 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 25 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 26 * POSSIBILITY OF SUCH DAMAGE. 27 */ 28 29 #ifdef _KERNEL_OPT 30 #include "opt_cputype.h" 31 #include "opt_param.h" 32 #endif 33 34 /* 35 * No reason this can't be common 36 */ 37 #if defined(__MIPSEB__) 38 # define _MACHINE_SUFFIX eb 39 # define MACHINE_SUFFIX "eb" 40 #elif defined(__MIPSEL__) 41 # define _MACHINE_SUFFIX el 42 # define MACHINE_SUFFIX "el" 43 #else 44 # error neither __MIPSEL__ nor __MIPSEB__ are defined. 45 #endif 46 47 #define ___MACHINE32_OARCH mips##_MACHINE_SUFFIX 48 #define __MACHINE32_OARCH "mips" MACHINE_SUFFIX 49 #define ___MACHINE32_NARCH mips64##_MACHINE_SUFFIX 50 #define __MACHINE32_NARCH "mips64" MACHINE_SUFFIX 51 #define ___MACHINE64_NARCH mipsn64##_MACHINE_SUFFIX 52 #define __MACHINE64_NARCH "mipsn64" MACHINE_SUFFIX 53 54 #if defined(__mips_n32) || defined(__mips_n64) 55 # if defined(__mips_n32) 56 # define _MACHINE_ARCH ___MACHINE32_NARCH 57 # define MACHINE_ARCH __MACHINE32_NARCH 58 # else /* __mips_n64 */ 59 # define _MACHINE_ARCH ___MACHINE64_NARCH 60 # define MACHINE_ARCH __MACHINE64_NARCH 61 # define _MACHINE32_NARCH ___MACHINE32_NARCH 62 # define MACHINE32_NARCH __MACHINE32_NARCH 63 # endif 64 # define _MACHINE32_OARCH ___MACHINE32_OARCH 65 # define MACHINE32_OARCH __MACHINE32_OARCH 66 #else /* o32 */ 67 # define _MACHINE_ARCH ___MACHINE32_OARCH 68 # define MACHINE_ARCH __MACHINE32_OARCH 69 #endif 70 71 /* 72 * Userland code should be using uname/sysctl to get MACHINE so simply 73 * export a generic MACHINE of "mips" 74 */ 75 #ifndef _KERNEL 76 #undef MACHINE 77 #define MACHINE "mips" 78 #endif 79 80 #if defined(__mips_n64) || defined(__mips_n32) 81 #define STACK_ALIGNBYTES (16 - 1) 82 #else 83 #define STACK_ALIGNBYTES (8 - 1) 84 #endif 85 86 #define STACK_ALIGNBYTES_O32 (8 - 1) 87 88 #define ALIGNBYTES32 (sizeof(double) - 1) 89 #define ALIGN32(p) (((uintptr_t)(p) + ALIGNBYTES32) &~ALIGNBYTES32) 90 91 /* 92 * On mips, UPAGES is fixed by sys/arch/mips/mips/locore code 93 * to be the number of per-process-wired kernel-stack pages/PTES. 94 */ 95 96 #define SSIZE 1 /* initial stack size/NBPG */ 97 #define SINCR 1 /* increment of stack/NBPG */ 98 99 #if (ENABLE_MIPS_16KB_PAGE + ENABLE_MIPS_8KB_PAGE + ENABLE_MIPS_4KB_PAGE) > 1 100 #error only one of ENABLE_MIPS_{4,8,16}KB_PAGE can be defined. 101 #endif 102 103 #ifndef MSGBUFSIZE 104 #define MSGBUFSIZE NBPG /* default message buffer size */ 105 #endif 106 107 /* 108 * Most MIPS have a cache line size of 32 bytes, but Cavium chips 109 * have a line size 128 bytes and we need to cover the larger size. 110 */ 111 #define COHERENCY_UNIT 128 112 #define CACHE_LINE_SIZE 128 113 114 #ifdef ENABLE_MIPS_16KB_PAGE 115 #define PGSHIFT 14 /* LOG2(NBPG) */ 116 #elif defined(ENABLE_MIPS_8KB_PAGE) \ 117 || (!defined(ENABLE_MIPS_4KB_PAGE) && __mips >= 3) 118 #define PGSHIFT 13 /* LOG2(NBPG) */ 119 #else 120 #define PGSHIFT 12 /* LOG2(NBPG) */ 121 #endif 122 #define NBPG (1 << PGSHIFT) /* bytes/page */ 123 #define PGOFSET (NBPG - 1) /* byte offset into page */ 124 #define PTPSHIFT 2 125 #define PTPLENGTH (PGSHIFT - PTPSHIFT) 126 #define NPTEPG (1 << PTPLENGTH) 127 128 #define SEGSHIFT (PGSHIFT + PTPLENGTH) /* LOG2(NBSEG) */ 129 #define NBSEG (1 << SEGSHIFT) /* bytes/segment */ 130 #define SEGOFSET (NBSEG - 1) /* byte offset into segment */ 131 132 #ifdef _LP64 133 #define SEGLENGTH (PGSHIFT - 3) 134 #define XSEGSHIFT (SEGSHIFT + SEGLENGTH) /* LOG2(NBXSEG) */ 135 #define NBXSEG (1UL << XSEGSHIFT) /* bytes/xsegment */ 136 #define XSEGOFSET (NBXSEG - 1) /* byte offset into xsegment */ 137 #define XSEGLENGTH (PGSHIFT - 3) 138 #define NXSEGPG (1 << XSEGLENGTH) 139 #else 140 #define SEGLENGTH (31 - SEGSHIFT) 141 #endif 142 #define NSEGPG (1 << SEGLENGTH) 143 144 #ifdef _LP64 145 #define __MIN_USPACE 16384 /* LP64 needs a 16kB stack */ 146 #else 147 /* 148 * Note for the non-LP64 case, cpu_switch_resume has the assumption 149 * that UPAGES == 2. For MIPS-I we wire USPACE in TLB #0 and #1. 150 * For MIPS3+ we wire USPACE in the TLB #0 pair. 151 */ 152 #define __MIN_USPACE 8192 /* otherwise use an 8kB stack */ 153 #endif 154 #define USPACE MAX(__MIN_USPACE, PAGE_SIZE) 155 #define UPAGES (USPACE / PAGE_SIZE) /* number of pages for u-area */ 156 #define USPACE_ALIGN USPACE /* make sure it starts on a even VA */ 157 #define UPAGES_MAX 8 /* a (constant) max for userland use */ 158 159 /* 160 * Minimum and maximum sizes of the kernel malloc arena in PAGE_SIZE-sized 161 * logical pages. 162 */ 163 #define NKMEMPAGES_MIN_DEFAULT ((8 * 1024 * 1024) >> PAGE_SHIFT) 164 #define NKMEMPAGES_MAX_DEFAULT ((128 * 1024 * 1024) >> PAGE_SHIFT) 165 166 /* 167 * Mach derived conversion macros 168 */ 169 #define mips_round_page(x) ((((uintptr_t)(x)) + NBPG - 1) & ~(NBPG-1)) 170 #define mips_trunc_page(x) ((uintptr_t)(x) & ~(NBPG-1)) 171 #define mips_btop(x) ((paddr_t)(x) >> PGSHIFT) 172 #define mips_ptob(x) ((paddr_t)(x) << PGSHIFT) 173 174 #ifdef __MIPSEL__ 175 #define MID_MACHINE MID_PMAX /* MID_PMAX (little-endian) */ 176 #endif 177 #ifdef __MIPSEB__ 178 #define MID_MACHINE MID_MIPS /* MID_MIPS (big-endian) */ 179 #endif 180 181 /* 182 * Constants related to network buffer management. 183 * MCLBYTES must be no larger than NBPG (the software page size), and, 184 * on machines that exchange pages of input or output buffers with mbuf 185 * clusters (MAPPED_MBUFS), MCLBYTES must also be an integral multiple 186 * of the hardware page size. 187 */ 188 #ifndef MSIZE 189 #ifdef _LP64 190 #define MSIZE 512 /* size of an mbuf */ 191 #else 192 #define MSIZE 256 /* size of an mbuf */ 193 #endif 194 195 #ifndef MCLSHIFT 196 # define MCLSHIFT 11 /* convert bytes to m_buf clusters */ 197 #endif /* MCLSHIFT */ 198 199 #define MCLBYTES (1 << MCLSHIFT) /* size of a m_buf cluster */ 200 201 #endif 202
Indexes created Tue Sep 23 23:09:58 GMT 2025