Home | History | Annotate | Line # | Download | only in include
cpu.h revision 1.24 
      1 /*	$NetBSD: cpu.h,v 1.24 2003/01/22 21:05:50 kleink Exp $	*/
      2 
      3 /*
      4  * Copyright (C) 1999 Wolfgang Solfrank.
      5  * Copyright (C) 1999 TooLs GmbH.
      6  * Copyright (C) 1995-1997 Wolfgang Solfrank.
      7  * Copyright (C) 1995-1997 TooLs GmbH.
      8  * All rights reserved.
      9  *
     10  * Redistribution and use in source and binary forms, with or without
     11  * modification, are permitted provided that the following conditions
     12  * are met:
     13  * 1. Redistributions of source code must retain the above copyright
     14  *    notice, this list of conditions and the following disclaimer.
     15  * 2. Redistributions in binary form must reproduce the above copyright
     16  *    notice, this list of conditions and the following disclaimer in the
     17  *    documentation and/or other materials provided with the distribution.
     18  * 3. All advertising materials mentioning features or use of this software
     19  *    must display the following acknowledgement:
     20  *	This product includes software developed by TooLs GmbH.
     21  * 4. The name of TooLs GmbH may not be used to endorse or promote products
     22  *    derived from this software without specific prior written permission.
     23  *
     24  * THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
     25  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     26  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     27  * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
     28  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
     29  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
     30  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
     31  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
     32  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
     33  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     34  */
     35 #ifndef	_POWERPC_CPU_H_
     36 #define	_POWERPC_CPU_H_
     37 
     38 #if defined(_KERNEL_OPT)
     39 #include "opt_lockdebug.h"
     40 #include "opt_multiprocessor.h"
     41 #include "opt_ppcarch.h"
     42 #endif
     43 
     44 #include <machine/frame.h>
     45 #include <machine/psl.h>
     46 #include <machine/intr.h>
     47 #include <sys/device.h>
     48 
     49 
     50 struct cache_info {
     51 	int dcache_size;
     52 	int dcache_line_size;
     53 	int icache_size;
     54 	int icache_line_size;
     55 };
     56 
     57 
     58 #ifdef _KERNEL
     59 #include <sys/sched.h>
     60 #include <dev/sysmon/sysmonvar.h>
     61 
     62 struct cpu_info {
     63 	struct schedstate_percpu ci_schedstate; /* scheduler state */
     64 #if defined(DIAGNOSTIC) || defined(LOCKDEBUG)
     65 	u_long ci_spin_locks;		/* # of spin locks held */
     66 	u_long ci_simple_locks;		/* # of simple locks held */
     67 #endif
     68 	struct device *ci_dev;		/* device of corresponding cpu */
     69 	struct lwp *ci_curlwp;		/* current owner of the processor */
     70 
     71 	struct pcb *ci_curpcb;
     72 	struct pmap *ci_curpm;
     73 	struct lwp *ci_fpulwp;
     74 	struct lwp *ci_veclwp;
     75 	struct pcb *ci_idle_pcb;	/* PA of our idle pcb */
     76 	int ci_cpuid;
     77 
     78 	int ci_astpending;
     79 	int ci_want_resched;
     80 	u_long ci_lasttb;
     81 	int ci_tickspending;
     82 	int ci_cpl;
     83 	int ci_ipending;
     84 	int ci_intrdepth;
     85 	char *ci_intstk;
     86 	char *ci_spillstk;
     87 	int ci_tempsave[8];
     88 	int ci_ddbsave[8];
     89 	int ci_ipkdbsave[8];
     90 	int ci_disisave[4];
     91 	struct cache_info ci_ci;
     92 	struct sysmon_envsys ci_sysmon;
     93 	struct envsys_tre_data ci_tau_info;
     94 	struct evcnt ci_ev_traps;	/* calls to trap() */
     95 	struct evcnt ci_ev_kdsi;	/* kernel DSI traps */
     96 	struct evcnt ci_ev_udsi;	/* user DSI traps */
     97 	struct evcnt ci_ev_udsi_fatal;	/* user DSI trap failures */
     98 	struct evcnt ci_ev_isi;		/* user ISI traps */
     99 	struct evcnt ci_ev_isi_fatal;	/* user ISI trap failures */
    100 	struct evcnt ci_ev_pgm;		/* user PGM traps */
    101 	struct evcnt ci_ev_fpu;		/* FPU traps */
    102 	struct evcnt ci_ev_fpusw;	/* FPU context switch */
    103 	struct evcnt ci_ev_ali;		/* Alignment traps */
    104 	struct evcnt ci_ev_ali_fatal;	/* Alignment fatal trap */
    105 	struct evcnt ci_ev_scalls;	/* system call traps */
    106 	struct evcnt ci_ev_vec;		/* Altivec traps */
    107 	struct evcnt ci_ev_vecsw;	/* Altivec context switches */
    108 	struct evcnt ci_ev_umchk;	/* user MCHK events */
    109 };
    110 
    111 #ifdef MULTIPROCESSOR
    112 static __inline int
    113 cpu_number(void)
    114 {
    115 	int pir;
    116 
    117 	asm ("mfspr %0,1023" : "=r"(pir));
    118 	return pir;
    119 }
    120 
    121 static __inline struct cpu_info *
    122 curcpu(void)
    123 {
    124 	struct cpu_info *ci;
    125 
    126 	asm volatile ("mfsprg %0,0" : "=r"(ci));
    127 	return ci;
    128 }
    129 
    130 void	cpu_boot_secondary_processors(void);
    131 
    132 extern struct cpu_info cpu_info[];
    133 
    134 #define CPU_IS_PRIMARY(ci)	((ci)->ci_cpuid == 0)
    135 #define curlwp			curcpu()->ci_curlwp
    136 #define curpcb			curcpu()->ci_curpcb
    137 #define curpm			curcpu()->ci_curpm
    138 #define want_resched		curcpu()->ci_want_resched
    139 #define astpending		curcpu()->ci_astpending
    140 #define	intr_depth		curcpu()->ci_intrdepth
    141 
    142 #define CPU_INFO_ITERATOR		int
    143 #define CPU_INFO_FOREACH(cii, ci)					\
    144 	cii = 0, ci = &cpu_info[0]; cii < CPU_MAXNUM; cii++, ci++
    145 
    146 #else
    147 extern struct cpu_info cpu_info_store;
    148 extern volatile int want_resched;
    149 extern volatile int astpending;
    150 extern volatile int intr_depth;
    151 
    152 #define curcpu()		(&cpu_info_store)
    153 #define cpu_number()		0
    154 
    155 #define CPU_INFO_ITERATOR		int
    156 #define CPU_INFO_FOREACH(cii, ci)					\
    157 	cii = 0, ci = curcpu(); ci != NULL; ci = NULL
    158 
    159 #endif /* MULTIPROCESSOR */
    160 
    161 static __inline register_t
    162 mfmsr(void)
    163 {
    164 	register_t msr;
    165 
    166 	asm volatile ("mfmsr %0" : "=r"(msr));
    167 	return msr;
    168 }
    169 
    170 static __inline void
    171 mtmsr(register_t msr)
    172 {
    173 
    174 	asm volatile ("mtmsr %0" : : "r"(msr));
    175 }
    176 
    177 static __inline uint32_t
    178 mftbl(void)
    179 {
    180 	uint32_t tbl;
    181 
    182 	asm volatile ("mftbl %0" : "=r"(tbl));
    183 	return tbl;
    184 }
    185 
    186 static __inline uint64_t
    187 mftb(void)
    188 {
    189 	uint64_t tb;
    190 	int tmp;
    191 
    192 	asm volatile (
    193 "1:	mftbu %0	\n"
    194 "	mftb %0+1	\n"
    195 "	mftbu %1	\n"
    196 "	cmplw %0,%1	\n"
    197 "	bne- 1b"
    198 	    : "=r"(tb), "=r"(tmp) :: "cr0");
    199 	return tb;
    200 }
    201 
    202 static __inline uint32_t
    203 mfrtcl(void)
    204 {
    205 	uint32_t rtcl;
    206 
    207 	asm volatile ("mfrtcl %0" : "=r"(rtcl));
    208 	return rtcl;
    209 }
    210 
    211 static __inline void
    212 mfrtc(uint32_t *rtcp)
    213 {
    214 	uint32_t tmp;
    215 
    216 	asm volatile (
    217 "1:	mfrtcu	%0	\n"
    218 "	mfrtcl	%1	\n"
    219 "	mfrtcu	%2	\n"
    220 "	cmplw	%0,%2	\n"
    221 "	bne-	1b"
    222 	    : "=r"(*rtcp), "=r"(*(rtcp + 1)), "=r"(tmp));
    223 }
    224 
    225 static __inline uint32_t
    226 mfpvr(void)
    227 {
    228 	uint32_t pvr;
    229 
    230 	asm volatile ("mfpvr %0" : "=r"(pvr));
    231 	return (pvr);
    232 }
    233 
    234 #define	CLKF_USERMODE(frame)	(((frame)->srr1 & PSL_PR) != 0)
    235 #define	CLKF_BASEPRI(frame)	((frame)->pri == 0)
    236 #define	CLKF_PC(frame)		((frame)->srr0)
    237 #define	CLKF_INTR(frame)	((frame)->depth > 0)
    238 
    239 #define	LWP_PC(l)		(trapframe(l)->srr0)
    240 
    241 #define	cpu_swapout(p)
    242 #define cpu_wait(p)
    243 #define	cpu_proc_fork(p1, p2)
    244 
    245 extern int powersave;
    246 extern int cpu_timebase;
    247 extern int cpu_printfataltraps;
    248 extern char cpu_model[];
    249 
    250 struct cpu_info *cpu_attach_common(struct device *, int);
    251 void cpu_setup(struct device *, struct cpu_info *);
    252 void cpu_identify(char *, size_t);
    253 void delay (unsigned int);
    254 void cpu_probe_cache(void);
    255 void dcache_flush_page(vaddr_t);
    256 void icache_flush_page(vaddr_t);
    257 void dcache_flush(vaddr_t, vsize_t);
    258 void icache_flush(vaddr_t, vsize_t);
    259 
    260 #define	DELAY(n)		delay(n)
    261 
    262 #define	need_resched(ci)	(want_resched = 1, astpending = 1)
    263 #define	need_proftick(p)	((p)->p_flag |= P_OWEUPC, astpending = 1)
    264 #define	signotify(p)		(astpending = 1)
    265 
    266 #ifdef PPC_MPC6XX
    267 void mpc6xx_init(void (*)(void));
    268 void mpc6xx_startup(const char *);
    269 void mpc6xx_dumpsys(void);
    270 void mpc6xx_install_extint(void (*)(void));
    271 void *mapiodev(paddr_t, psize_t);
    272 paddr_t kvtop(caddr_t);
    273 void softnet(int);
    274 
    275 extern paddr_t msgbuf_paddr;
    276 extern int cpu_altivec;
    277 #endif
    278 
    279 #endif /* _KERNEL */
    280 
    281 #if defined(_KERNEL) || defined(_STANDALONE)
    282 #if !defined(CACHELINESIZE)
    283 #define	CACHELINESIZE	32
    284 #endif
    285 #endif
    286 
    287 void __syncicache(void *, size_t);
    288 
    289 /*
    290  * CTL_MACHDEP definitions.
    291  */
    292 #define	CPU_CACHELINE		1
    293 #define	CPU_TIMEBASE		2
    294 #define	CPU_CPUTEMP		3
    295 #define	CPU_PRINTFATALTRAPS	4
    296 #define	CPU_CACHEINFO		5
    297 #define	CPU_ALTIVEC		6
    298 #define	CPU_MODEL		7
    299 #define	CPU_POWERSAVE		8
    300 #define	CPU_MAXID		9
    301 
    302 #define	CTL_MACHDEP_NAMES { \
    303 	{ 0, 0 }, \
    304 	{ "cachelinesize", CTLTYPE_INT }, \
    305 	{ "timebase", CTLTYPE_INT }, \
    306 	{ "cputempature", CTLTYPE_INT }, \
    307 	{ "printfataltraps", CTLTYPE_INT }, \
    308 	{ "cacheinfo", CTLTYPE_STRUCT }, \
    309 	{ "altivec", CTLTYPE_INT }, \
    310 	{ "model", CTLTYPE_STRING }, \
    311 	{ "powersave", CTLTYPE_INT }, \
    312 }
    313 
    314 #endif	/* _POWERPC_CPU_H_ */
    315