Home | History | Annotate | Line # | Download | only in dev
fdreg.h revision 1.8
      1 /*	$NetBSD: fdreg.h,v 1.8 2003/07/11 12:09:13 pk Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1991 The Regents of the University of California.
      5  * All rights reserved.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. All advertising materials mentioning features or use of this software
     16  *    must display the following acknowledgement:
     17  *	This product includes software developed by the University of
     18  *	California, Berkeley and its contributors.
     19  * 4. Neither the name of the University nor the names of its contributors
     20  *    may be used to endorse or promote products derived from this software
     21  *    without specific prior written permission.
     22  *
     23  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     24  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     25  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     26  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     27  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     28  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     29  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     30  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     31  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     32  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     33  * SUCH DAMAGE.
     34  *
     35  *	@(#)fdreg.h	7.1 (Berkeley) 5/9/91
     36  */
     37 
     38 /*
     39  * AT floppy controller registers and bitfields
     40  */
     41 
     42 /* uses NEC765 controller */
     43 #include <dev/ic/nec765reg.h>
     44 
     45 /*
     46  * Register offsets for the 82077 controller.
     47  */
     48 #define FDREG77_STATUSA	0
     49 #define FDREG77_STATUSB	1
     50 #define FDREG77_DOR	2		/* Digital Output Register (R/W) */
     51 #define FDREG77_TDR	3		/* Tape Control Register (R/W) */
     52 #define FDREG77_MSR	4		/* Main Status Register (R) */
     53 #define FDREG77_DRS	4		/* Data Rate Select Register (W) */
     54 #define FDREG77_FIFO	5		/* Data (FIFO) register (R/W) */
     55 #define FDREG77_DIR	7		/* Digital Input Register (R) */
     56 #define FDREG77_CCR	7		/* Configuration Control (W) */
     57 
     58 /*
     59  * Register offsets for the 82072 controller.
     60  */
     61 #define FDREG72_MSR	0		/* Main Status Register (R) */
     62 #define FDREG72_DRS	0		/* Data Rate Select Register (W) */
     63 #define FDREG72_FIFO	1		/* Data (FIFO) register (R/W) */
     64 
     65 
     66 /* Data Select Register bits */
     67 #define DRS_RESET	0x80
     68 #define DRS_POWER	0x40
     69 #define DRS_PLL		0x20
     70 #define	FDC_500KBPS	0x00		/*   500KBPS MFM drive transfer rate */
     71 #define	FDC_300KBPS	0x01		/*   300KBPS MFM drive transfer rate */
     72 #define	FDC_250KBPS	0x02		/*   250KBPS MFM drive transfer rate */
     73 #define	FDC_125KBPS	0x03		/*   125KBPS  FM drive transfer rate */
     74 
     75 /* Digital Output Register bits (modified on suns) */
     76 #define	FDO_DS		0x01		/*  floppy device select (neg) */
     77 #define	FDO_FRST	0x04		/*  floppy controller reset (neg) */
     78 #define	FDO_FDMAEN	0x08		/*  enable floppy DMA and Interrupt */
     79 #define	FDO_MOEN(n)	((1 << n) << 4)	/* motor enable */
     80 #define FDO_DEN		0x40		/* Density select */
     81 #define FDO_EJ		0x80		/* Eject disk */
     82 
     83 /* Digital Input Register bits */
     84 #define	FDI_DCHG	0x80		/*   diskette has been changed */
     85 
     86 /* XXX - find a place for these... */
     87 #define NE7CMD_CFG		0x13
     88 #define CFG_EIS			0x40
     89 #define CFG_EFIFO		0x20
     90 #define CFG_POLL		0x10
     91 #define CFG_THRHLD_MASK		0x0f
     92 
     93 #define NE7CMD_LOCK		0x14
     94 #define CFG_LOCK		0x80
     95 
     96 #define NE7CMD_MOTOR		0x0b
     97 #define MOTOR_ON		0x80
     98 
     99 #define NE7CMD_DUMPREG		0x0e
    100 #define NE7CMD_VERSION		0x10
    101 
    102 #define ST1_OVERRUN		0x10
    103 
    104 #define NE7_SPECIFY_NODMA	0x01
    105