xref: /src/sys/dev/fdt/dwc3_fdt.c

/* $NetBSD: dwc3_fdt.c,v 1.2.2.1 2019/06/10 22:07:07 christos Exp $ */

/*-
 * Copyright (c) 2018 Jared McNeill <jmcneill (at) invisible.ca>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: dwc3_fdt.c,v 1.2.2.1 2019/06/10 22:07:07 christos Exp $");

#include <sys/param.h>
#include <sys/bus.h>
#include <sys/device.h>
#include <sys/intr.h>
#include <sys/systm.h>
#include <sys/kernel.h>

#include <dev/usb/usb.h>
#include <dev/usb/usbdi.h>
#include <dev/usb/usbdivar.h>
#include <dev/usb/usb_mem.h>
#include <dev/usb/xhcireg.h>
#include <dev/usb/xhcivar.h>

#include <dev/fdt/fdtvar.h>

#define	DWC3_GCTL			0xc110
#define	 GCTL_PRTCAP			__BITS(13,12)
#define	  GCTL_PRTCAP_HOST		1
#define	  GCTL_PRTCAP_DEVICE		2
#define	  GCTL_PRTCAP_OTG		3
#define	 GCTL_CORESOFTRESET		__BIT(11)

#define	DWC3_SNPSID			0xc120
#define	 DWC3_SNPSID_REV		__BITS(15,0)

#define	DWC3_GUSB2PHYCFG(n)		(0xc200 + ((n) * 4))
#define	 GUSB2PHYCFG_PHYSOFTRST		__BIT(31)
#define	 GUSB2PHYCFG_U2_FREECLK_EXISTS	__BIT(30)
#define	 GUSB2PHYCFG_USBTRDTIM		__BITS(13,10)
#define	 GUSB2PHYCFG_SUSPHY		__BIT(6)
#define	 GUSB2PHYCFG_PHYIF		__BIT(3)
#define	 GUSB2PHYCFG_ENBLSLPM		__BIT(0)

#define	DWC3_GUSB3PIPECTL(n)		(0xc2c0 + ((n) * 4))
#define	 GUSB3PIPECTL_PHYSOFTRST	__BIT(31)
#define	 GUSB3PIPECTL_UX_EXIT_PX	__BIT(27)
#define	 GUSB3PIPECTL_DEPOCHANGE	__BIT(18)
#define	 GUSB3PIPECTL_SUSPHY		__BIT(17)

#define	DWC3_DCFG			0xc700
#define	 DCFG_SPEED			__BITS(2,0)
#define	  DCFG_SPEED_HS			0
#define	  DCFG_SPEED_FS			1
#define	  DCFG_SPEED_LS			2
#define	  DCFG_SPEED_SS			4
#define	  DCFG_SPEED_SS_PLUS		5

static int	dwc3_fdt_match(device_t, cfdata_t, void *);
static void	dwc3_fdt_attach(device_t, device_t, void *);

CFATTACH_DECL2_NEW(dwc3_fdt, sizeof(struct xhci_softc),
	dwc3_fdt_match, dwc3_fdt_attach, NULL,
	xhci_activate, NULL, xhci_childdet);

#define	RD4(sc, reg)				\
	bus_space_read_4((sc)->sc_iot, (sc)->sc_ioh, (reg))
#define	WR4(sc, reg, val)			\
	bus_space_write_4((sc)->sc_iot, (sc)->sc_ioh, (reg), (val))
#define	SET4(sc, reg, mask)			\
	WR4((sc), (reg), RD4((sc), (reg)) | (mask))
#define	CLR4(sc, reg, mask)			\
	WR4((sc), (reg), RD4((sc), (reg)) & ~(mask))

static void
dwc3_fdt_soft_reset(struct xhci_softc *sc)
{
	/* Put core in reset */
	SET4(sc, DWC3_GCTL, GCTL_CORESOFTRESET);

	/* Assert USB3 PHY reset */
	SET4(sc, DWC3_GUSB3PIPECTL(0), GUSB3PIPECTL_PHYSOFTRST);

	/* Assert USB2 PHY reset */
	SET4(sc, DWC3_GUSB2PHYCFG(0), GUSB2PHYCFG_PHYSOFTRST);

	delay(100000);

	/* Clear USB3 PHY reset */
	CLR4(sc, DWC3_GUSB3PIPECTL(0), GUSB3PIPECTL_PHYSOFTRST);

	/* Clear USB2 PHY reset */
	CLR4(sc, DWC3_GUSB2PHYCFG(0), GUSB2PHYCFG_PHYSOFTRST);

	delay(100000);

	/* Take core out of reset */
	CLR4(sc, DWC3_GCTL, GCTL_CORESOFTRESET);
}

static void
dwc3_fdt_enable_phy(struct xhci_softc *sc, const int phandle)
{
	const char *max_speed, *phy_type;
	u_int phyif_utmi_bits;
	uint32_t val;

	val = RD4(sc, DWC3_GUSB2PHYCFG(0));
	if (of_getprop_uint32(phandle, "snps,phyif-utmi-bits", &phyif_utmi_bits) != 0) {
		phy_type = fdtbus_get_string(phandle, "phy_type");
		if (phy_type && strcmp(phy_type, "utmi_wide") == 0)
			phyif_utmi_bits = 16;
		else if (phy_type && strcmp(phy_type, "utmi") == 0)
			phyif_utmi_bits = 8;
		else
			phyif_utmi_bits = 0;
	}
	if (phyif_utmi_bits == 16) {
		val |= GUSB2PHYCFG_PHYIF;
		val &= ~GUSB2PHYCFG_USBTRDTIM;
		val |= __SHIFTIN(5, GUSB2PHYCFG_USBTRDTIM);
	} else if (phyif_utmi_bits == 8) {
		val &= ~GUSB2PHYCFG_PHYIF;
		val &= ~GUSB2PHYCFG_USBTRDTIM;
		val |= __SHIFTIN(9, GUSB2PHYCFG_USBTRDTIM);
	}
	if (of_hasprop(phandle, "snps,dis-enblslpm-quirk") ||
	    of_hasprop(phandle, "snps,dis_enblslpm_quirk"))
		val &= ~GUSB2PHYCFG_ENBLSLPM;
	if (of_hasprop(phandle, "snps,dis-u2-freeclk-exists-quirk"))
		val &= ~GUSB2PHYCFG_U2_FREECLK_EXISTS;
	if (of_hasprop(phandle, "snps,dis_u2_susphy_quirk"))
		val &= ~GUSB2PHYCFG_SUSPHY;
	WR4(sc, DWC3_GUSB2PHYCFG(0), val);

	val = RD4(sc, DWC3_GUSB3PIPECTL(0));
	val &= ~GUSB3PIPECTL_UX_EXIT_PX;
	if (of_hasprop(phandle, "snps,dis_u3_susphy_quirk"))
		val &= ~GUSB3PIPECTL_SUSPHY;
	if (of_hasprop(phandle, "snps,dis-del-phy-power-chg-quirk"))
		val &= ~GUSB3PIPECTL_DEPOCHANGE;
	WR4(sc, DWC3_GUSB3PIPECTL(0), val);

	max_speed = fdtbus_get_string(phandle, "maximum-speed");
	if (max_speed == NULL)
		max_speed = "super-speed";

	val = RD4(sc, DWC3_DCFG);
	val &= ~DCFG_SPEED;
	if (strcmp(max_speed, "low-speed") == 0)
		val |= __SHIFTIN(DCFG_SPEED_LS, DCFG_SPEED);
	else if (strcmp(max_speed, "full-speed") == 0)
		val |= __SHIFTIN(DCFG_SPEED_FS, DCFG_SPEED);
	else if (strcmp(max_speed, "high-speed") == 0)
		val |= __SHIFTIN(DCFG_SPEED_HS, DCFG_SPEED);
	else if (strcmp(max_speed, "super-speed") == 0)
		val |= __SHIFTIN(DCFG_SPEED_SS, DCFG_SPEED);
	else
		val |= __SHIFTIN(DCFG_SPEED_SS, DCFG_SPEED);	/* default to super speed */
	WR4(sc, DWC3_DCFG, val);
}

static void
dwc3_fdt_set_mode(struct xhci_softc *sc, u_int mode)
{
	uint32_t val;

	val = RD4(sc, DWC3_GCTL);
	val &= ~GCTL_PRTCAP;
	val |= __SHIFTIN(mode, GCTL_PRTCAP);
	WR4(sc, DWC3_GCTL, val);
}

static int
dwc3_fdt_match(device_t parent, cfdata_t cf, void *aux)
{
	const char * const compatible[] = {
		"allwinner,sun50i-h6-dwc3",
		"amlogic,meson-gxl-dwc3",
		"rockchip,rk3328-dwc3",
		"rockchip,rk3399-dwc3",
		"samsung,exynos5250-dwusb3",
		NULL
	};
	struct fdt_attach_args * const faa = aux;

	return of_match_compatible(faa->faa_phandle, compatible);
}

static void
dwc3_fdt_attach(device_t parent, device_t self, void *aux)
{
	struct xhci_softc * const sc = device_private(self);
	struct fdt_attach_args * const faa = aux;
	const int phandle = faa->faa_phandle;
	struct fdtbus_reset *rst;
	struct fdtbus_phy *phy;
	struct clk *clk;
	char intrstr[128];
	bus_addr_t addr;
	bus_size_t size;
	int error;
	void *ih;
	u_int n;

	/* Find dwc3 sub-node */
	const int dwc3_phandle = of_find_firstchild_byname(phandle, "dwc3");
	if (dwc3_phandle <= 0) {
		aprint_error(": couldn't find dwc3 child node\n");
		return;
	}

	/* Only host mode is supported */
	const char *dr_mode = fdtbus_get_string(dwc3_phandle, "dr_mode");
	if (dr_mode == NULL || strcmp(dr_mode, "host") != 0) {
		aprint_error(": '%s' not supported\n", dr_mode);
		return;
	}

	/* Enable clocks */
	for (n = 0; (clk = fdtbus_clock_get_index(phandle, n)) != NULL; n++)
		if (clk_enable(clk) != 0) {
			aprint_error(": couldn't enable clock #%d\n", n);
			return;
		}
	/* De-assert resets */
	for (n = 0; (rst = fdtbus_reset_get_index(phandle, n)) != NULL; n++)
		if (fdtbus_reset_deassert(rst) != 0) {
			aprint_error(": couldn't de-assert reset #%d\n", n);
			return;
		}

	/* Get resources */
	if (fdtbus_get_reg(dwc3_phandle, 0, &addr, &size) != 0) {
		aprint_error(": couldn't get registers\n");
		return;
	}

	sc->sc_dev = self;
	sc->sc_bus.ub_hcpriv = sc;
	sc->sc_bus.ub_dmatag = faa->faa_dmat;
	sc->sc_iot = faa->faa_bst;
	if (bus_space_map(sc->sc_iot, addr, size, 0, &sc->sc_ioh) != 0) {
		aprint_error(": couldn't map registers\n");
		return;
	}

	aprint_naive("\n");
	aprint_normal(": DesignWare USB3 XHCI");
	const uint32_t snpsid = RD4(sc, DWC3_SNPSID);
	const u_int rev = __SHIFTOUT(snpsid, DWC3_SNPSID_REV);
	aprint_normal(" (rev. %d.%03x)\n", rev >> 12, rev & 0xfff);

	/* Enable PHY devices */
	for (n = 0; (phy = fdtbus_phy_get_index(dwc3_phandle, n)) != NULL; n++) {
		if (fdtbus_phy_enable(phy, true) != 0)
			aprint_error_dev(self, "couldn't enable phy #%d\n", n);
	}

	dwc3_fdt_soft_reset(sc);
	dwc3_fdt_enable_phy(sc, dwc3_phandle);
	dwc3_fdt_set_mode(sc, GCTL_PRTCAP_HOST);

	if (!fdtbus_intr_str(dwc3_phandle, 0, intrstr, sizeof(intrstr))) {
		aprint_error_dev(self, "failed to decode interrupt\n");
		return;
	}

	ih = fdtbus_intr_establish(dwc3_phandle, 0, IPL_USB, FDT_INTR_MPSAFE,
	    xhci_intr, sc);
	if (ih == NULL) {
		aprint_error_dev(self, "couldn't establish interrupt on %s\n",
		    intrstr);
		return;
	}
	aprint_normal_dev(self, "interrupting on %s\n", intrstr);

	sc->sc_bus.ub_revision = USBREV_3_0;
	error = xhci_init(sc);
	if (error) {
		aprint_error_dev(self, "init failed, error = %d\n", error);
		return;
	}

	sc->sc_child = config_found(self, &sc->sc_bus, usbctlprint);
	sc->sc_child2 = config_found(self, &sc->sc_bus2, usbctlprint);
}