Home | History | Annotate | Line # | Download | only in pci
if_atw_pci.c revision 1.19.2.1 
      1 /*	$NetBSD: if_atw_pci.c,v 1.19.2.1 2008/09/18 04:35:06 wrstuden Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1998, 1999, 2000, 2002 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
      9  * NASA Ames Research Center; Charles M. Hannum; and David Young.
     10  *
     11  * Redistribution and use in source and binary forms, with or without
     12  * modification, are permitted provided that the following conditions
     13  * are met:
     14  * 1. Redistributions of source code must retain the above copyright
     15  *    notice, this list of conditions and the following disclaimer.
     16  * 2. Redistributions in binary form must reproduce the above copyright
     17  *    notice, this list of conditions and the following disclaimer in the
     18  *    documentation and/or other materials provided with the distribution.
     19  *
     20  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     21  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     22  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     23  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     24  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     25  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     26  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     27  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     28  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     29  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     30  * POSSIBILITY OF SUCH DAMAGE.
     31  */
     32 
     33 /*
     34  * PCI bus front-end for the ADMtek ADM8211 802.11 MAC/BBP chip.
     35  *
     36  * Derived from the ``Tulip'' PCI bus front-end.
     37  */
     38 
     39 #include <sys/cdefs.h>
     40 __KERNEL_RCSID(0, "$NetBSD: if_atw_pci.c,v 1.19.2.1 2008/09/18 04:35:06 wrstuden Exp $");
     41 
     42 #include <sys/param.h>
     43 #include <sys/systm.h>
     44 #include <sys/mbuf.h>
     45 #include <sys/malloc.h>
     46 #include <sys/kernel.h>
     47 #include <sys/socket.h>
     48 #include <sys/ioctl.h>
     49 #include <sys/errno.h>
     50 #include <sys/device.h>
     51 
     52 #include <machine/endian.h>
     53 
     54 #include <net/if.h>
     55 #include <net/if_dl.h>
     56 #include <net/if_media.h>
     57 #include <net/if_ether.h>
     58 
     59 #include <net80211/ieee80211_netbsd.h>
     60 #include <net80211/ieee80211_radiotap.h>
     61 #include <net80211/ieee80211_var.h>
     62 
     63 #include <sys/bus.h>
     64 #include <sys/intr.h>
     65 
     66 #include <dev/ic/atwreg.h>
     67 #include <dev/ic/rf3000reg.h>
     68 #include <dev/ic/si4136reg.h>
     69 #include <dev/ic/atwvar.h>
     70 
     71 #include <dev/pci/pcivar.h>
     72 #include <dev/pci/pcireg.h>
     73 #include <dev/pci/pcidevs.h>
     74 
     75 /*
     76  * PCI configuration space registers used by the ADM8211.
     77  */
     78 #define	ATW_PCI_IOBA		0x10	/* i/o mapped base */
     79 #define	ATW_PCI_MMBA		0x14	/* memory mapped base */
     80 
     81 struct atw_pci_softc {
     82 	struct atw_softc	psc_atw;	/* real ADM8211 softc */
     83 
     84 	pci_intr_handle_t	psc_ih;		/* interrupt handle */
     85 	void			*psc_intrcookie;
     86 
     87 	pci_chipset_tag_t	psc_pc;		/* our PCI chipset */
     88 	pcitag_t		psc_pcitag;	/* our PCI tag */
     89 };
     90 
     91 static int	atw_pci_match(device_t, struct cfdata *, void *);
     92 static void	atw_pci_attach(device_t, device_t, void *);
     93 
     94 CFATTACH_DECL_NEW(atw_pci, sizeof(struct atw_pci_softc),
     95     atw_pci_match, atw_pci_attach, NULL, NULL);
     96 
     97 static const struct atw_pci_product {
     98 	u_int32_t	app_vendor;	/* PCI vendor ID */
     99 	u_int32_t	app_product;	/* PCI product ID */
    100 	const char	*app_product_name;
    101 } atw_pci_products[] = {
    102 	{ PCI_VENDOR_ADMTEK,		PCI_PRODUCT_ADMTEK_ADM8211,
    103 	  "ADMtek ADM8211 802.11 MAC/BBP" },
    104 
    105 	{ 0,				0,				NULL },
    106 };
    107 
    108 static const struct atw_pci_product *
    109 atw_pci_lookup(const struct pci_attach_args *pa)
    110 {
    111 	const struct atw_pci_product *app;
    112 
    113 	for (app = atw_pci_products;
    114 	     app->app_product_name != NULL;
    115 	     app++) {
    116 		if (PCI_VENDOR(pa->pa_id) == app->app_vendor &&
    117 		    PCI_PRODUCT(pa->pa_id) == app->app_product)
    118 			return (app);
    119 	}
    120 	return (NULL);
    121 }
    122 
    123 static int
    124 atw_pci_match(device_t parent, cfdata_t match, void *aux)
    125 {
    126 	struct pci_attach_args *pa = aux;
    127 
    128 	if (atw_pci_lookup(pa) != NULL)
    129 		return (1);
    130 
    131 	return (0);
    132 }
    133 
    134 static int
    135 atw_pci_enable(struct atw_softc *sc)
    136 {
    137 	struct atw_pci_softc *psc = (struct atw_pci_softc *)sc;
    138 
    139 	/* Establish the interrupt. */
    140 	psc->psc_intrcookie = pci_intr_establish(psc->psc_pc, psc->psc_ih,
    141 	    IPL_NET, atw_intr, sc);
    142 	if (psc->psc_intrcookie == NULL) {
    143 		aprint_error_dev(sc->sc_dev,
    144 		    "unable to establish interrupt\n");
    145 		return (1);
    146 	}
    147 
    148 	return (0);
    149 }
    150 
    151 static void
    152 atw_pci_disable(struct atw_softc *sc)
    153 {
    154 	struct atw_pci_softc *psc = (struct atw_pci_softc *)sc;
    155 
    156 	/* Unhook the interrupt handler. */
    157 	pci_intr_disestablish(psc->psc_pc, psc->psc_intrcookie);
    158 	psc->psc_intrcookie = NULL;
    159 }
    160 
    161 static void
    162 atw_pci_attach(device_t parent, device_t self, void *aux)
    163 {
    164 	struct atw_pci_softc *psc = device_private(self);
    165 	struct atw_softc *sc = &psc->psc_atw;
    166 	struct pci_attach_args *pa = aux;
    167 	pci_chipset_tag_t pc = pa->pa_pc;
    168 	const char *intrstr = NULL;
    169 	bus_space_tag_t iot, memt;
    170 	bus_space_handle_t ioh, memh;
    171 	int ioh_valid, memh_valid;
    172 	const struct atw_pci_product *app;
    173 	int error;
    174 
    175 	sc->sc_dev = self;
    176 
    177 	psc->psc_pc = pa->pa_pc;
    178 	psc->psc_pcitag = pa->pa_tag;
    179 
    180 	app = atw_pci_lookup(pa);
    181 	if (app == NULL) {
    182 		printf("\n");
    183 		panic("atw_pci_attach: impossible");
    184 	}
    185 
    186 	/*
    187 	 * No power management hooks.
    188 	 * XXX Maybe we should add some!
    189 	 */
    190 	sc->sc_flags |= ATWF_ENABLED;
    191 
    192 	/*
    193 	 * Get revision info, and set some chip-specific variables.
    194 	 */
    195 	sc->sc_rev = PCI_REVISION(pa->pa_class);
    196 	printf(": %s, revision %d.%d\n", app->app_product_name,
    197 	    (sc->sc_rev >> 4) & 0xf, sc->sc_rev & 0xf);
    198 
    199 	/* power up chip */
    200 	if ((error = pci_activate(pa->pa_pc, pa->pa_tag, self,
    201 	    NULL)) && error != EOPNOTSUPP) {
    202 		aprint_error_dev(self, "cannot activate %d\n", error);
    203 		return;
    204 	}
    205 
    206 	/*
    207 	 * Map the device.
    208 	 */
    209 	ioh_valid = (pci_mapreg_map(pa, ATW_PCI_IOBA,
    210 	    PCI_MAPREG_TYPE_IO, 0,
    211 	    &iot, &ioh, NULL, NULL) == 0);
    212 	memh_valid = (pci_mapreg_map(pa, ATW_PCI_MMBA,
    213 	    PCI_MAPREG_TYPE_MEM|PCI_MAPREG_MEM_TYPE_32BIT, 0,
    214 	    &memt, &memh, NULL, NULL) == 0);
    215 
    216 	if (memh_valid) {
    217 		sc->sc_st = memt;
    218 		sc->sc_sh = memh;
    219 	} else if (ioh_valid) {
    220 		sc->sc_st = iot;
    221 		sc->sc_sh = ioh;
    222 	} else {
    223 		printf(": unable to map device registers\n");
    224 		return;
    225 	}
    226 
    227 	sc->sc_dmat = pa->pa_dmat;
    228 
    229 	/*
    230 	 * Make sure bus mastering is enabled.
    231 	 */
    232 	pci_conf_write(pc, pa->pa_tag, PCI_COMMAND_STATUS_REG,
    233 	    pci_conf_read(pc, pa->pa_tag, PCI_COMMAND_STATUS_REG) |
    234 	    PCI_COMMAND_MASTER_ENABLE);
    235 
    236 	/*
    237 	 * Get the cacheline size.
    238 	 */
    239 	sc->sc_cacheline = PCI_CACHELINE(pci_conf_read(pc, pa->pa_tag,
    240 	    PCI_BHLC_REG));
    241 
    242 	/*
    243 	 * Get PCI data moving command info.
    244 	 */
    245 	if (pa->pa_flags & PCI_FLAGS_MRL_OKAY) /* read line */
    246 		sc->sc_flags |= ATWF_MRL;
    247 	if (pa->pa_flags & PCI_FLAGS_MRM_OKAY) /* read multiple */
    248 		sc->sc_flags |= ATWF_MRM;
    249 	if (pa->pa_flags & PCI_FLAGS_MWI_OKAY) /* write invalidate */
    250 		sc->sc_flags |= ATWF_MWI;
    251 
    252 	/*
    253 	 * Map and establish our interrupt.
    254 	 */
    255 	if (pci_intr_map(pa, &psc->psc_ih)) {
    256 		aprint_error_dev(self, "unable to map interrupt\n");
    257 		return;
    258 	}
    259 	intrstr = pci_intr_string(pc, psc->psc_ih);
    260 	psc->psc_intrcookie = pci_intr_establish(pc, psc->psc_ih, IPL_NET,
    261 	    atw_intr, sc);
    262 	if (psc->psc_intrcookie == NULL) {
    263 		aprint_error_dev(self, "unable to establish interrupt");
    264 		if (intrstr != NULL)
    265 			aprint_error(" at %s", intrstr);
    266 		aprint_error("\n");
    267 		return;
    268 	}
    269 
    270 	aprint_normal_dev(self, "interrupting at %s\n", intrstr);
    271 
    272 	sc->sc_enable = atw_pci_enable;
    273 	sc->sc_disable = atw_pci_disable;
    274 
    275 	/*
    276 	 * Finish off the attach.
    277 	 */
    278 	atw_attach(sc);
    279 }
    280