Home | History | Annotate | Line # | Download | only in pci
ppb.c revision 1.34.22.10
      1  1.34.22.10  jmcneill /*	$NetBSD: ppb.c,v 1.34.22.10 2007/12/08 16:21:32 jmcneill Exp $	*/
      2         1.1       cgd 
      3         1.1       cgd /*
      4        1.17       cgd  * Copyright (c) 1996, 1998 Christopher G. Demetriou.  All rights reserved.
      5         1.1       cgd  *
      6         1.1       cgd  * Redistribution and use in source and binary forms, with or without
      7         1.1       cgd  * modification, are permitted provided that the following conditions
      8         1.1       cgd  * are met:
      9         1.1       cgd  * 1. Redistributions of source code must retain the above copyright
     10         1.1       cgd  *    notice, this list of conditions and the following disclaimer.
     11         1.1       cgd  * 2. Redistributions in binary form must reproduce the above copyright
     12         1.1       cgd  *    notice, this list of conditions and the following disclaimer in the
     13         1.1       cgd  *    documentation and/or other materials provided with the distribution.
     14         1.1       cgd  * 3. All advertising materials mentioning features or use of this software
     15         1.1       cgd  *    must display the following acknowledgement:
     16         1.1       cgd  *      This product includes software developed by Christopher G. Demetriou
     17         1.1       cgd  *	for the NetBSD Project.
     18         1.1       cgd  * 4. The name of the author may not be used to endorse or promote products
     19         1.1       cgd  *    derived from this software without specific prior written permission
     20         1.1       cgd  *
     21         1.1       cgd  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     22         1.1       cgd  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     23         1.1       cgd  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     24         1.1       cgd  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     25         1.1       cgd  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     26         1.1       cgd  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     27         1.1       cgd  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     28         1.1       cgd  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     29         1.1       cgd  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     30         1.1       cgd  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     31         1.1       cgd  */
     32        1.20     lukem 
     33        1.20     lukem #include <sys/cdefs.h>
     34  1.34.22.10  jmcneill __KERNEL_RCSID(0, "$NetBSD: ppb.c,v 1.34.22.10 2007/12/08 16:21:32 jmcneill Exp $");
     35         1.1       cgd 
     36         1.1       cgd #include <sys/param.h>
     37         1.1       cgd #include <sys/systm.h>
     38         1.1       cgd #include <sys/kernel.h>
     39         1.1       cgd #include <sys/device.h>
     40         1.1       cgd 
     41         1.1       cgd #include <dev/pci/pcireg.h>
     42         1.1       cgd #include <dev/pci/pcivar.h>
     43         1.1       cgd #include <dev/pci/ppbreg.h>
     44   1.34.22.3     joerg #include <dev/pci/pcidevs.h>
     45         1.1       cgd 
     46        1.21   thorpej struct ppb_softc {
     47        1.21   thorpej 	struct device sc_dev;		/* generic device glue */
     48        1.21   thorpej 	pci_chipset_tag_t sc_pc;	/* our PCI chipset... */
     49        1.21   thorpej 	pcitag_t sc_tag;		/* ...and tag. */
     50   1.34.22.1  jmcneill 
     51   1.34.22.2  jmcneill 	pcireg_t sc_pciconfext[48];
     52        1.21   thorpej };
     53        1.21   thorpej 
     54   1.34.22.9     joerg static bool		ppb_resume(device_t);
     55   1.34.22.9     joerg static bool		ppb_suspend(device_t);
     56   1.34.22.1  jmcneill 
     57        1.31   thorpej static int
     58        1.34  christos ppbmatch(struct device *parent, struct cfdata *match,
     59        1.33  christos     void *aux)
     60         1.1       cgd {
     61         1.1       cgd 	struct pci_attach_args *pa = aux;
     62         1.1       cgd 
     63         1.1       cgd 	/*
     64         1.1       cgd 	 * Check the ID register to see that it's a PCI bridge.
     65         1.1       cgd 	 * If it is, we assume that we can deal with it; it _should_
     66         1.1       cgd 	 * work in a standardized way...
     67         1.1       cgd 	 */
     68         1.1       cgd 	if (PCI_CLASS(pa->pa_class) == PCI_CLASS_BRIDGE &&
     69         1.1       cgd 	    PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_BRIDGE_PCI)
     70         1.1       cgd 		return (1);
     71         1.1       cgd 
     72         1.1       cgd 	return (0);
     73         1.1       cgd }
     74         1.1       cgd 
     75        1.31   thorpej static void
     76   1.34.22.9     joerg ppb_fix_pcix(device_t self)
     77   1.34.22.7     joerg {
     78   1.34.22.9     joerg 	struct ppb_softc *sc = device_private(self);
     79   1.34.22.7     joerg 	pcireg_t reg;
     80   1.34.22.7     joerg 	int off;
     81   1.34.22.7     joerg 
     82   1.34.22.9     joerg 	if (!pci_get_capability(sc->sc_pc, sc->sc_tag, PCI_CAP_PCIEXPRESS,
     83   1.34.22.7     joerg 				&off, &reg))
     84   1.34.22.7     joerg 		return; /* Not a PCIe device */
     85   1.34.22.7     joerg 
     86   1.34.22.7     joerg 	if ((reg & 0x000f0000) != 0x00010000) {
     87   1.34.22.7     joerg 		aprint_normal_dev(self, "unuspported PCI Express version\n");
     88   1.34.22.7     joerg 		return;
     89   1.34.22.7     joerg 	}
     90   1.34.22.9     joerg 	reg = pci_conf_read(sc->sc_pc, sc->sc_tag, off + 0x18);
     91   1.34.22.7     joerg 	if (reg & 0x003f) {
     92   1.34.22.7     joerg 		aprint_normal_dev(self, "disabling notification events\n");
     93   1.34.22.7     joerg 		reg &= ~0x003f;
     94   1.34.22.9     joerg 		pci_conf_write(sc->sc_pc, sc->sc_tag, off + 0x18, reg);
     95   1.34.22.7     joerg 	}
     96   1.34.22.7     joerg }
     97   1.34.22.7     joerg 
     98   1.34.22.7     joerg static void
     99        1.34  christos ppbattach(struct device *parent, struct device *self, void *aux)
    100         1.1       cgd {
    101        1.21   thorpej 	struct ppb_softc *sc = (void *) self;
    102         1.1       cgd 	struct pci_attach_args *pa = aux;
    103         1.7       cgd 	pci_chipset_tag_t pc = pa->pa_pc;
    104         1.1       cgd 	struct pcibus_attach_args pba;
    105         1.7       cgd 	pcireg_t busdata;
    106         1.1       cgd 	char devinfo[256];
    107         1.1       cgd 
    108        1.28    itojun 	pci_devinfo(pa->pa_id, pa->pa_class, 0, devinfo, sizeof(devinfo));
    109        1.27    briggs 	aprint_normal(": %s (rev. 0x%02x)\n", devinfo,
    110        1.27    briggs 	    PCI_REVISION(pa->pa_class));
    111        1.27    briggs 	aprint_naive("\n");
    112         1.1       cgd 
    113        1.21   thorpej 	sc->sc_pc = pc;
    114        1.21   thorpej 	sc->sc_tag = pa->pa_tag;
    115        1.21   thorpej 
    116         1.7       cgd 	busdata = pci_conf_read(pc, pa->pa_tag, PPB_REG_BUSINFO);
    117         1.1       cgd 
    118         1.7       cgd 	if (PPB_BUSINFO_SECONDARY(busdata) == 0) {
    119        1.27    briggs 		aprint_normal("%s: not configured by system firmware\n",
    120         1.1       cgd 		    self->dv_xname);
    121         1.1       cgd 		return;
    122         1.1       cgd 	}
    123         1.1       cgd 
    124   1.34.22.9     joerg 	ppb_fix_pcix(self);
    125   1.34.22.8     joerg 
    126         1.1       cgd #if 0
    127         1.1       cgd 	/*
    128         1.1       cgd 	 * XXX can't do this, because we're not given our bus number
    129         1.7       cgd 	 * (we shouldn't need it), and because we've no way to
    130         1.7       cgd 	 * decompose our tag.
    131         1.1       cgd 	 */
    132         1.1       cgd 	/* sanity check. */
    133         1.7       cgd 	if (pa->pa_bus != PPB_BUSINFO_PRIMARY(busdata))
    134         1.1       cgd 		panic("ppbattach: bus in tag (%d) != bus in reg (%d)",
    135         1.7       cgd 		    pa->pa_bus, PPB_BUSINFO_PRIMARY(busdata));
    136         1.1       cgd #endif
    137         1.1       cgd 
    138  1.34.22.10  jmcneill 	if (!pmf_device_register(self, ppb_suspend, ppb_resume))
    139   1.34.22.9     joerg 		aprint_error_dev(self, "couldn't establish power handler\n");
    140   1.34.22.1  jmcneill 
    141         1.1       cgd 	/*
    142         1.1       cgd 	 * Attach the PCI bus than hangs off of it.
    143        1.19   thorpej 	 *
    144        1.19   thorpej 	 * XXX Don't pass-through Memory Read Multiple.  Should we?
    145        1.19   thorpej 	 * XXX Consult the spec...
    146         1.1       cgd 	 */
    147        1.12   thorpej 	pba.pba_iot = pa->pa_iot;
    148        1.12   thorpej 	pba.pba_memt = pa->pa_memt;
    149        1.15   mycroft 	pba.pba_dmat = pa->pa_dmat;
    150        1.26      fvdl 	pba.pba_dmat64 = pa->pa_dmat64;
    151         1.7       cgd 	pba.pba_pc = pc;
    152        1.19   thorpej 	pba.pba_flags = pa->pa_flags & ~PCI_FLAGS_MRM_OKAY;
    153         1.7       cgd 	pba.pba_bus = PPB_BUSINFO_SECONDARY(busdata);
    154        1.21   thorpej 	pba.pba_bridgetag = &sc->sc_tag;
    155         1.7       cgd 	pba.pba_intrswiz = pa->pa_intrswiz;
    156         1.7       cgd 	pba.pba_intrtag = pa->pa_intrtag;
    157         1.1       cgd 
    158        1.29  drochner 	config_found_ia(self, "pcibus", &pba, pcibusprint);
    159         1.1       cgd }
    160        1.31   thorpej 
    161   1.34.22.9     joerg static bool
    162   1.34.22.5     joerg ppb_resume(device_t dv)
    163   1.34.22.1  jmcneill {
    164   1.34.22.5     joerg 	struct ppb_softc *sc = device_private(dv);
    165   1.34.22.2  jmcneill 	int off;
    166   1.34.22.5     joerg 	pcireg_t val;
    167   1.34.22.1  jmcneill 
    168   1.34.22.5     joerg         for (off = 0x40; off <= 0xff; off += 4) {
    169   1.34.22.5     joerg 		val = pci_conf_read(sc->sc_pc, sc->sc_tag, off);
    170   1.34.22.5     joerg 		if (val != sc->sc_pciconfext[(off - 0x40) / 4])
    171   1.34.22.5     joerg 			pci_conf_write(sc->sc_pc, sc->sc_tag, off,
    172   1.34.22.5     joerg 			    sc->sc_pciconfext[(off - 0x40)/4]);
    173   1.34.22.1  jmcneill 	}
    174   1.34.22.9     joerg 
    175   1.34.22.9     joerg 	ppb_fix_pcix(dv);
    176   1.34.22.9     joerg 
    177   1.34.22.9     joerg 	return true;
    178   1.34.22.5     joerg }
    179   1.34.22.5     joerg 
    180   1.34.22.9     joerg static bool
    181   1.34.22.5     joerg ppb_suspend(device_t dv)
    182   1.34.22.5     joerg {
    183   1.34.22.5     joerg 	struct ppb_softc *sc = device_private(dv);
    184   1.34.22.5     joerg 	int off;
    185   1.34.22.1  jmcneill 
    186   1.34.22.5     joerg 	for (off = 0x40; off <= 0xff; off += 4)
    187   1.34.22.5     joerg 		sc->sc_pciconfext[(off - 0x40) / 4] =
    188   1.34.22.5     joerg 		    pci_conf_read(sc->sc_pc, sc->sc_tag, off);
    189   1.34.22.9     joerg 
    190   1.34.22.9     joerg 	return true;
    191   1.34.22.1  jmcneill }
    192   1.34.22.1  jmcneill 
    193        1.31   thorpej CFATTACH_DECL(ppb, sizeof(struct ppb_softc),
    194        1.31   thorpej     ppbmatch, ppbattach, NULL, NULL);
    195