xref: /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/qcom,sm4450-dispcc.h

/*	$NetBSD: qcom,sm4450-dispcc.h,v 1.1.1.1 2026/01/18 05:21:36 skrll Exp $	*/

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM4450_H

/* DISP_CC clocks */
#define DISP_CC_MDSS_AHB1_CLK					0
#define DISP_CC_MDSS_AHB_CLK					1
#define DISP_CC_MDSS_AHB_CLK_SRC				2
#define DISP_CC_MDSS_BYTE0_CLK					3
#define DISP_CC_MDSS_BYTE0_CLK_SRC				4
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC				5
#define DISP_CC_MDSS_BYTE0_INTF_CLK				6
#define DISP_CC_MDSS_ESC0_CLK					7
#define DISP_CC_MDSS_ESC0_CLK_SRC				8
#define DISP_CC_MDSS_MDP1_CLK					9
#define DISP_CC_MDSS_MDP_CLK					10
#define DISP_CC_MDSS_MDP_CLK_SRC				11
#define DISP_CC_MDSS_MDP_LUT1_CLK				12
#define DISP_CC_MDSS_MDP_LUT_CLK				13
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK				14
#define DISP_CC_MDSS_PCLK0_CLK					15
#define DISP_CC_MDSS_PCLK0_CLK_SRC				16
#define DISP_CC_MDSS_ROT1_CLK					17
#define DISP_CC_MDSS_ROT_CLK					18
#define DISP_CC_MDSS_ROT_CLK_SRC				19
#define DISP_CC_MDSS_RSCC_AHB_CLK				20
#define DISP_CC_MDSS_RSCC_VSYNC_CLK				21
#define DISP_CC_MDSS_VSYNC1_CLK					22
#define DISP_CC_MDSS_VSYNC_CLK					23
#define DISP_CC_MDSS_VSYNC_CLK_SRC				24
#define DISP_CC_PLL0						25
#define DISP_CC_PLL1						26
#define DISP_CC_SLEEP_CLK					27
#define DISP_CC_SLEEP_CLK_SRC					28
#define DISP_CC_XO_CLK						29
#define DISP_CC_XO_CLK_SRC					30

/* DISP_CC power domains */
#define DISP_CC_MDSS_CORE_GDSC					0
#define DISP_CC_MDSS_CORE_INT2_GDSC				1

/* DISP_CC resets */
#define DISP_CC_MDSS_CORE_BCR					0
#define DISP_CC_MDSS_CORE_INT2_BCR				1
#define DISP_CC_MDSS_RSCC_BCR					2

#endif