History log of /src/sys/arch/mips/include/mips1_pte.h |
Revision | | Date | Author | Comments |
1.21 |
| 26-Jul-2020 |
simonb | #define<tab> Nuke trailing whitespace.
|
1.20 |
| 26-Jun-2015 |
matt | ifdef out bitfield struct for pte (not used).
|
1.19 |
| 20-Feb-2011 |
matt | branches: 1.19.14; 1.19.32; Major merge forward from matt-nb5-mips64. New fixup code. New common SPL code. New common interrupt code. Move related variables into structures. Cleanup locore (move MD variable into it). Kill StudlyCaps Use PCU for FPU
|
1.18 |
| 08-Feb-2011 |
rmind | Remove clause 3 (UCB advertising clause) from the University of Utah copyright. Confirmed by Mike Hibler, mike at cs.utah.edu - thanks! Also, merge UCB and Utah copyright texts back into one, as they originally were.
Extra verification by snj@.
|
1.17 |
| 17-Oct-2007 |
garbled | branches: 1.17.38; 1.17.42; 1.17.48; 1.17.50; Merge the ppcoea-renovation branch to HEAD.
This branch was a major cleanup and rototill of many of the various OEA cpu based PPC ports that focused on sharing as much code as possible between the various ports to eliminate near-identical copies of files in every tree. Additionally there is a new PIC system that unifies the interface to interrupt code for all different OEA ppc arches. The work for this branch was done by a variety of people, too long to list here.
TODO: bebox still needs work to complete the transition to -renovation. ofppc still needs a bunch of work, which I will be looking at. ev64260 still needs to be renovated amigappc was not attempted.
NOTES: pmppc was removed as an arch, and moved to a evbppc target.
|
1.16 |
| 17-Jul-2007 |
macallan | branches: 1.16.10; add definitions for non-cached pages
|
1.15 |
| 11-Dec-2005 |
christos | branches: 1.15.30; 1.15.38; merge ktrace-lwp.
|
1.14 |
| 07-Aug-2003 |
agc | branches: 1.14.16; Move UCB-licensed code from 4-clause to 3-clause licence.
Patches provided by Joel Baker in PR 22364, verified by myself.
|
1.13 |
| 09-Jun-2000 |
soda | branches: 1.13.26; rename vad_to_pfn() -> mips_paddr_to_tlbpfn() pfn_to_vad() -> mips_tlbpfn_to_paddr() as suggested by thorpej on port-mips Mar 27.
|
1.12 |
| 09-Jun-2000 |
soda | make paddr_t 64bit on arc port by introducing _MIPS_PADDR_T_64BIT.
|
1.11 |
| 27-May-1999 |
nisimura | branches: 1.11.2; 1.11.10; - Change a symbolic name of TLB entrylo from 'PG_M' to 'PG_D' to reflect processor design. MIPS 'dirty bit' is not the same as i386 'dirty bit'. There is a growing concern of misuse in NetBSD/mips.
|
1.10 |
| 16-Jun-1997 |
jonathan | branches: 1.10.20; Changes for configuring both MIPS1 and MIPS3, from a merge of similar design and code by Jason Thorpe and Jonathan Stone.
NOTE: the kernel-stack-switching code and cacheflush() calls in locore.S still use #ifdef MIPS3 and need more work.
mips/include/cpu.h: Add CPUISMIPS3 for run-time tests of what CPU architecture level we're running on.
mips/include/locore.h: Add declarations of locore cache-size variables for ref/def toolchain.
mips/include/mips1_pte.h: mips1 TLB bit definitions.
mips/include/mips3_pte.h: mips3 TLB bit definitions.
mips/include/pte.h: define accesor macros for TLB bits (e.g., mips_pg_m_bit(), that expand to CPU constants if only one CPU arch is configured, or to inline functions if both MIPS1 and MIPS3 are configured.
mips/mips/locore_r2000.S: Use MIPS1_PG_xxx constants inside mips1-specific code.
mips/mips/locore_r4000.S: Use MIPS3_PG_xxx constants inside mips3-specific code.
mips/mips/locore.S: Use MIPS1_PG_xxx constants inside mips3-specific code. Use MIPS1_PG_xxx constants inside mips1-specific code. (Needs more work!)
mips/mips/{pmap.c,vm_machdep.c,trap.c}, pmax/pmax/machdep.c: Use MIPS3_PG_xxx constants inside mips3-specific functions, and MIPS1_PG_XXX inside mips1-specific code. Otherwise, use mips_pg_XXX_bit() macros where they apply, and use "if (CPUISMIPS3) { ... } else {... }" where they don't.
mips/mips/mips_machdep.c: Import Michael Hitch's fixes from the pmax locore-init code into mips_vector_init().
pmax/pmax/machdep.c: Use generic mips_vector_init() locore vector-init function.
|
1.9 |
| 15-Jun-1997 |
mhitch | More merged MIPS1/MIPS3 support. The pte definitions still need work before they can be support both MIPS1 and MIPS3.
|
1.8 |
| 13-Oct-1996 |
jonathan | Add (missing) PAGE_IS_RDONLY() macro to test for readonly pages, in both mips-I and mips-II versions, and use it in arch/mips/mips/trap.c.
|
1.7 |
| 13-Oct-1996 |
jonathan | Merge mips1 and mips3 pte/pmap code, pass 0; * Move mips-I pte (TLBlo) definitions from pmax/include/pte.h to mips/include/mips1_pte.h
* Move mips-III pte (TLBlo) definitions from pica/include/pte.h to mips/include/mips3_pte.h
* Add new mips/include/pte.h, which includes exactly one of mips1_pte.h or mips3_pte.h (which still have namespace collisions), depending on "options MIPS1" or "options MIPS3". (hack). Move soft kvtopte(), ptetovk() definitions to mips/include/pte.h
* Add macro PTE_TO_PADDR() to hide the different hardware TLB formats when mapping from pte to physical address.
* Add macro PTE_READONLY() to hide lack of SW read-only bit in mips-III tlb. (mips1 pmap uses a sw bit in the PTE, mips3 looks up RO bit in the kernel pmap.)
* Use macros (not direct TLB frobbing) in mips/trap.c, to make it mips-1/mips-III indepenndet.
* Change {pmax,pica}/include/pte.h to just do #include <mips/pte.h>.
|
1.6 |
| 01-Feb-1996 |
mycroft | LOCORE -> _LOCORE
|
1.5 |
| 28-Mar-1995 |
jtc | KERNEL -> _KERNEL
|
1.4 |
| 26-Oct-1994 |
cgd | new RCS ID format.
|
1.3 |
| 27-May-1994 |
glass | bsd 4.4-lite pmax port as ported to NetBSD
|
1.2 |
| 27-May-1994 |
glass | upgrade to bsd 4.4-lite code base. only mod is rcsids
|
1.1 |
| 12-Oct-1993 |
deraadt | branches: 1.1.1; Initial revision
|
1.1.1.1 |
| 12-Oct-1993 |
deraadt | pmax code from <ralphc@pyramid.com> & <rick@snowhite.cis.uoguelph.ca>
|
1.10.20.1 |
| 21-Jun-1999 |
thorpej | Sync w/ -current.
|
1.11.10.1 |
| 22-Jun-2000 |
minoura | Sync w/ netbsd-1-5-base.
|
1.11.2.1 |
| 20-Nov-2000 |
bouyer | Update thorpej_scsipi to -current as of a month ago A i386 GENERIC kernel compiles without the siop, ahc and bha drivers (will be updated later). i386 IDE/ATAPI and ncr work, as well as sparc/esp_sbus. alpha should work as well (untested yet). siop, ahc and bha will be updated once I've updated the branch to current -current, as well as machine-dependant code.
|
1.13.26.3 |
| 21-Sep-2004 |
skrll | Fix the sync with head I botched.
|
1.13.26.2 |
| 18-Sep-2004 |
skrll | Sync with HEAD.
|
1.13.26.1 |
| 03-Aug-2004 |
skrll | Sync with HEAD
|
1.14.16.1 |
| 03-Sep-2007 |
yamt | sync with head.
|
1.15.38.1 |
| 03-Oct-2007 |
garbled | Sync with HEAD
|
1.15.30.1 |
| 20-Aug-2007 |
ad | Sync with HEAD.
|
1.16.10.1 |
| 06-Nov-2007 |
matt | sync with HEAD
|
1.17.50.2 |
| 05-Mar-2011 |
bouyer | Sync with HEAD
|
1.17.50.1 |
| 17-Feb-2011 |
bouyer | Sync with HEAD
|
1.17.48.1 |
| 06-Jun-2011 |
jruoho | Sync with HEAD.
|
1.17.42.1 |
| 05-Mar-2011 |
rmind | sync with head
|
1.17.38.1 |
| 22-Dec-2009 |
matt | Add multiple inclusion protection.
|
1.19.32.1 |
| 22-Sep-2015 |
skrll | Sync with HEAD
|
1.19.14.1 |
| 03-Dec-2017 |
jdolecek | update from HEAD
|