Home | History | Annotate | Download | only in nvidia

Lines Matching defs:tpll

1021 	struct tegra_pll_clk *tpll = &tclk->u.pll;
1036 const uint32_t base = bus_space_read_4(bst, bsh, tpll->base_reg);
1037 divm = __SHIFTOUT(base, tpll->divm_mask);
1038 divn = __SHIFTOUT(base, tpll->divn_mask);
1039 if (tpll->base_reg == CAR_PLLU_BASE_REG) {
1040 divp = __SHIFTOUT(base, tpll->divp_mask) ? 0 : 1;
1042 divp = __SHIFTOUT(base, tpll->divp_mask);
1053 struct tegra_pll_clk *tpll = &tclk->u.pll;
1066 if (tpll->base_reg == CAR_PLLX_BASE_REG) {
1093 base = bus_space_read_4(bst, bsh, tpll->base_reg);
1106 } else if (tpll->base_reg == CAR_PLLD2_BASE_REG) {
1112 tegra_reg_set_clear(bst, bsh, tpll->base_reg,