HomeSort by: relevance | last modified time | path
    Searched refs:xB (Results 1 - 25 of 151) sorted by relevancy

1 2 3 4 5 6 7

  /src/sys/dev/i2c/
mpl115areg.h 48 #define MPL115A_C12_LSB 0xB
  /src/external/apache2/llvm/dist/clang/lib/Headers/
arm64intr.h 23 _ARM64_BARRIER_ISH = 0xB,
armintr.h 22 _ARM_BARRIER_ISH = 0xB,
  /src/sys/arch/amiga/dev/
acafhreg.h 59 #define ACAFH_VBR_MOVE 0xB
  /src/sys/dev/ic/
msm6242breg.h 50 #define MSM6242B_10YEAR 0xB
ds1286reg.h 108 #define DS1286_CONTROL 0xB /* Control register A */
120 #define DS1286_NTODREGS 0xb /* 11 of those regs are for TOD and alarm */
nec71071reg.h 62 #define NEC71071_STATUS 0xB /* Status register */
am9513reg.h 88 #define AM9513_CM_SOURCE_F1 (0xB << 8)
  /src/sys/external/gpl2/dts/dist/include/dt-bindings/firmware/
qcom,scm.h 20 #define QCOM_SCM_VMID_CP_NON_PIXEL 0xB
  /src/sys/external/gpl2/dts/dist/include/dt-bindings/net/
ti-dp83867.h 33 #define DP83867_RGMIIDCTL_3_00_NS 0xb
51 #define DP83867_CLK_O_SEL_CHN_D_TCLK 0xB
  /src/sys/arch/amiga/pci/
empbreg.h 71 #define EMPB_SETUP_INTR_OFF 0xB /* interrupt setup */
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
rv_ppsmc.h 45 #define PPSMC_MSG_PowerDownVcn 0xB
arcturus_ppsmc.h 50 #define PPSMC_MSG_DisableSmuFeaturesHigh 0xB
smu_v11_0_ppsmc.h 48 #define PPSMC_MSG_DisableSmuFeaturesHigh 0xB
smu_v12_0_ppsmc.h 46 #define PPSMC_MSG_PowerDownVcn 0xB // VCN is power gated by default
  /src/external/gpl3/gdb/dist/sim/testsuite/bfin/
d2.s 51 .db 0xB
  /src/external/gpl3/gdb.old/dist/sim/testsuite/bfin/
d2.s 51 .db 0xB
  /src/sys/external/bsd/drm2/dist/drm/amd/include/ivsrcid/dcn/
irqsrcs_dcn_1_0.h 221 #define DCN_1_0__SRCID__AZ_ENDPOINT0_AUDIO_ENABLED_INT 0xB // AZ Endpoint0 enabled AZ_IHC_ENDPOINT0_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
224 #define DCN_1_0__SRCID__AZ_ENDPOINT1_AUDIO_ENABLED_INT 0xB // AZ Endpoint1 enabled AZ_IHC_ENDPOINT1_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
227 #define DCN_1_0__SRCID__AZ_ENDPOINT2_AUDIO_ENABLED_INT 0xB // AZ Endpoint2 enabled AZ_IHC_ENDPOINT2_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
230 #define DCN_1_0__SRCID__AZ_ENDPOINT3_AUDIO_ENABLED_INT 0xB // AZ Endpoint3 enabled AZ_IHC_ENDPOINT3_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
233 #define DCN_1_0__SRCID__AZ_ENDPOINT4_AUDIO_ENABLED_INT 0xB // AZ Endpoint4 enabled AZ_IHC_ENDPOINT4_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
236 #define DCN_1_0__SRCID__AZ_ENDPOINT5_AUDIO_ENABLED_INT 0xB // AZ Endpoint5 enabled AZ_IHC_ENDPOINT5_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
239 #define DCN_1_0__SRCID__AZ_ENDPOINT6_AUDIO_ENABLED_INT 0xB // AZ Endpoint6 enabled AZ_IHC_ENDPOINT6_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
242 #define DCN_1_0__SRCID__AZ_ENDPOINT7_AUDIO_ENABLED_INT 0xB // AZ Endpoint7 enabled AZ_IHC_ENDPOINT7_AUDIO_ENABLED_INT DISP_INTERRUPT_STATUS_CONTINUE19 Level / Pulse
  /src/sys/arch/hp300/stand/common/
itevar.h 114 #define KBD_KEY 0xB /* key only */
  /src/sys/dev/dec/
dzreg.h 122 #define DZ_LPR_B3600 0xB
  /src/sys/dev/qbus/
dhureg.h 118 #define DHU_LPR_B4800 0xB
  /src/external/gpl3/binutils/dist/opcodes/
arc-dis.h 72 ARC_CC_LT = 0xB,
  /src/external/gpl3/binutils.old/dist/opcodes/
arc-dis.h 72 ARC_CC_LT = 0xB,
  /src/external/gpl3/gdb/dist/opcodes/
arc-dis.h 72 ARC_CC_LT = 0xB,
  /src/external/gpl3/gdb.old/dist/opcodes/
arc-dis.h 72 ARC_CC_LT = 0xB,

Completed in 48 milliseconds

1 2 3 4 5 6 7