| /src/sys/arch/amd64/include/ | 
| frameasm.h | 26 #define CLI(temp_reg) \ 27  	movq CPUVAR(VCPU),%r ## temp_reg ;			\
 28 	movb $1,EVTCHN_UPCALL_MASK(%r ## temp_reg);
 30 #define STI(temp_reg) \
 31  	movq CPUVAR(VCPU),%r ## temp_reg ;			\
 32 	movb $0,EVTCHN_UPCALL_MASK(%r ## temp_reg);
 34 #define PUSHF(temp_reg) \
 35  	movq CPUVAR(VCPU),%r ## temp_reg ;			\
 36 	movzbl EVTCHN_UPCALL_MASK(%r ## temp_reg), %e ## temp_reg; \
 [all...]
 | 
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/ | 
| amdgpu_iceland_smumgr.c | 2518 	uint32_t temp_reg;  local in function:iceland_set_mc_special_registers 2528 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_EMRS);
 2533 					((temp_reg & 0xffff0000)) |
 2540 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS);
 2545 					(temp_reg & 0xffff0000) |
 2569 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1);
 2574 					(temp_reg & 0xffff0000) |
 
 | 
| amdgpu_ci_smumgr.c | 2589 	uint32_t temp_reg;  local in function:ci_set_mc_special_registers 2599 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_EMRS);
 2604 					((temp_reg & 0xffff0000)) |
 2611 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS);
 2616 					(temp_reg & 0xffff0000) |
 2639 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1);
 2644 					(temp_reg & 0xffff0000) |
 
 | 
| amdgpu_tonga_smumgr.c | 2981 	uint32_t temp_reg;  local in function:tonga_set_mc_special_registers 2991 			temp_reg = cgs_read_register(hwmgr->device,
 2997 					((temp_reg & 0xffff0000)) |
 3004 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS);
 3009 					(temp_reg & 0xffff0000) |
 3031 			temp_reg = cgs_read_register(hwmgr->device, mmMC_PMG_CMD_MRS1);
 3036 					(temp_reg & 0xffff0000) |
 
 | 
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ | 
| amdgpu_smu7_hwmgr.c | 2158 	uint32_t temp_reg;  local in function:smu7_thermal_parameter_init 2164 		temp_reg = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCNB_PWRMGT_CNTL);
 2167 			temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x1);
 2170 			temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x2);
 2173 			temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW, 0x1);
 2176 			temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, FORCE_NB_PS1, 0x1)
 [all...]
 | 
| /src/sys/external/bsd/drm2/dist/drm/radeon/ | 
| radeon_ni_dpm.c | 2718 	u32 temp_reg;  local in function:ni_set_mc_special_registers 2725 			temp_reg = RREG32(MC_PMG_CMD_EMRS);
 2730 					((temp_reg & 0xffff0000)) |
 2736 			temp_reg = RREG32(MC_PMG_CMD_MRS);
 2741 					(temp_reg & 0xffff0000) |
 2751 			temp_reg = RREG32(MC_PMG_CMD_MRS1);
 2756 					(temp_reg & 0xffff0000) |
 
 | 
| radeon_ci_dpm.c | 4347 	u32 temp_reg;  local in function:ci_set_mc_special_registers 4354 			temp_reg = RREG32(MC_PMG_CMD_EMRS);
 4359 					((temp_reg & 0xffff0000)) | ((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16);
 4365 			temp_reg = RREG32(MC_PMG_CMD_MRS);
 4370 					(temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
 4391 			temp_reg = RREG32(MC_PMG_CMD_MRS1);
 4396 					(temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
 
 | 
| radeon_si_dpm.c | 5364 	u32 temp_reg;  local in function:si_set_mc_special_registers 5371 			temp_reg = RREG32(MC_PMG_CMD_EMRS);
 5376 					((temp_reg & 0xffff0000)) |
 5382 			temp_reg = RREG32(MC_PMG_CMD_MRS);
 5387 					(temp_reg & 0xffff0000) |
 5408 			temp_reg = RREG32(MC_PMG_CMD_MRS1);
 5413 					(temp_reg & 0xffff0000) |
 
 | 
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ | 
| amdgpu_si_dpm.c | 5825 	u32 temp_reg;  local in function:si_set_mc_special_registers 5832 			temp_reg = RREG32(MC_PMG_CMD_EMRS);
 5837 					((temp_reg & 0xffff0000)) |
 5843 			temp_reg = RREG32(MC_PMG_CMD_MRS);
 5848 					(temp_reg & 0xffff0000) |
 5867 			temp_reg = RREG32(MC_PMG_CMD_MRS1);
 5872 					(temp_reg & 0xffff0000) |
 
 |