OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:AR_READ
(Results
1 - 10
of
10
) sorted by relevancy
/src/sys/dev/ic/
arn9380.c
93
#define ar9485_pmu_read
AR_READ
316
reg =
AR_READ
(sc, AR9485_PHY_65NM_CH0_TOP2);
322
reg =
AR_READ
(sc, AR_PHY_65NM_CH0_TOP);
326
reg =
AR_READ
(sc, AR_PHY_65NM_CH0_THERM);
334
reg =
AR_READ
(sc, AR_PHY_SWITCH_COM);
337
reg =
AR_READ
(sc, AR_PHY_SWITCH_COM_2);
343
reg =
AR_READ
(sc, AR_PHY_SWITCH_CHAIN(i));
350
reg =
AR_READ
(sc, AR_PHY_MC_GAIN_CTRL);
358
reg =
AR_READ
(sc, AR_PHY_CCK_DETECT);
368
reg =
AR_READ
(sc, AR_PHY_65NM_CH0_BIAS1)
[
all
...]
arn9285.c
141
if ((
AR_READ
(sc, AR_AN_SYNTH9) & 0x7) == 0x1) { /* XE rev. */
194
reg =
AR_READ
(sc, AR_PHY_TIMING_CTRL4_0);
200
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ);
212
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ + offset);
227
reg =
AR_READ
(sc, AR_PHY_RXGAIN);
233
reg =
AR_READ
(sc, AR_PHY_RXGAIN + offset);
240
reg =
AR_READ
(sc, AR_PHY_MULTICHAIN_GAIN_CTL);
253
reg =
AR_READ
(sc, AR_PHY_MULTICHAIN_GAIN_CTL); /* Flush. */
255
reg =
AR_READ
(sc, AR_PHY_CCK_DETECT);
261
reg =
AR_READ
(sc, AR_PHY_CCK_DETECT); /* Flush. *
[
all
...]
arn9280.c
170
phy =
AR_READ
(sc, AR9280_PHY_SYNTH_CONTROL) & ~0x3fffffff;
191
reg =
AR_READ
(sc, AR_PHY_CCK_TX_CTRL);
220
reg =
AR_READ
(sc, AR_AN_SYNTH9);
256
reg =
AR_READ
(sc, AR_PHY_TIMING_CTRL4_0 + offset);
264
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ + offset);
279
reg =
AR_READ
(sc, AR_PHY_RXGAIN + offset);
287
reg =
AR_READ
(sc, AR_AN_RF2G1_CH0);
294
reg =
AR_READ
(sc, AR_AN_RF2G1_CH1);
302
reg =
AR_READ
(sc, AR_AN_RF5G1_CH0);
309
reg =
AR_READ
(sc, AR_AN_RF5G1_CH1)
[
all
...]
arn9287.c
175
reg =
AR_READ
(sc, AR_PHY_TIMING_CTRL4_0 + offset);
182
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ + offset);
189
reg =
AR_READ
(sc, AR_PHY_RXGAIN + offset);
197
reg =
AR_READ
(sc, AR_PHY_SETTLING);
206
reg =
AR_READ
(sc, AR_PHY_DESIRED_SZ);
216
reg =
AR_READ
(sc, AR_PHY_RF_CTL3);
220
reg =
AR_READ
(sc, AR_PHY_CCA(0));
224
reg =
AR_READ
(sc, AR_PHY_EXT_CCA0);
228
reg =
AR_READ
(sc, AR9287_AN_RF2G3_CH0);
239
reg =
AR_READ
(sc, AR9287_AN_RF2G3_CH1)
[
all
...]
arn9003.c
243
if (
AR_READ
(sc, AR_ENT_OTP) & AR_ENT_OTP_MPSD)
259
reg =
AR_READ
(sc, AR_EEPROM_OFFSET(addr));
261
reg =
AR_READ
(sc, AR_EEPROM_STATUS_DATA);
321
reg =
AR_READ
(sc, AR_OTP_BASE(addr));
323
reg =
AR_READ
(sc, AR_OTP_STATUS);
325
*val =
AR_READ
(sc, AR_OTP_READ_DATA);
528
return ((
AR_READ
(sc, AR_GPIO_IN) & AR9300_GPIO_IN_VAL) &
538
reg =
AR_READ
(sc, AR_GPIO_IN_OUT);
552
reg =
AR_READ
(sc, AR_GPIO_OE_OUT);
568
reg =
AR_READ
(sc, AR_GPIO_OUTPUT_MUX(mux))
[
all
...]
arn5416.c
183
reg =
AR_READ
(sc, AR_PHY_CCK_TX_CTRL);
247
reg =
AR_READ
(sc, AR_PHY_TIMING_CTRL4_0 + offset);
258
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ + offset);
269
reg =
AR_READ
(sc, AR_PHY_RXGAIN + offset);
273
reg =
AR_READ
(sc, AR_PHY_GAIN_2GHZ + offset);
278
reg =
AR_READ
(sc, AR_PHY_SETTLING);
282
reg =
AR_READ
(sc, AR_PHY_DESIRED_SZ);
293
reg =
AR_READ
(sc, AR_PHY_RF_CTL3);
297
reg =
AR_READ
(sc, AR_PHY_CCA(0));
301
reg =
AR_READ
(sc, AR_PHY_EXT_CCA(0))
[
all
...]
arn5008.c
278
reg =
AR_READ
(sc, AR_EEPROM_OFFSET(addr));
280
reg =
AR_READ
(sc, AR_EEPROM_STATUS_DATA);
369
return !((
AR_READ
(sc, AR7010_GPIO_IN) >> pin) & 1);
370
return (
AR_READ
(sc, AR_GPIO_IN_OUT) >> (sc->sc_ngpiopins + pin)) & 1;
385
reg =
AR_READ
(sc, AR7010_GPIO_OUT);
393
reg =
AR_READ
(sc, AR_GPIO_IN_OUT);
413
reg =
AR_READ
(sc, AR_GPIO_OE_OUT);
436
reg =
AR_READ
(sc, AR_GPIO_OUTPUT_MUX(mux));
443
reg =
AR_READ
(sc, AR_GPIO_OE_OUT);
457
reg =
AR_READ
(sc, AR_GPIO_INPUT_MUX2)
[
all
...]
athn.c
528
reg =
AR_READ
(sc, AR_PHY_ERR);
599
reg =
AR_READ
(sc, AR_SREV);
687
if ((
AR_READ
(sc, AR_RTC_STATUS) & AR_RTC_STATUS_M) ==
708
if (
AR_READ
(sc, AR_INTR_SYNC_CAUSE) &
722
if (!(
AR_READ
(sc, AR_RTC_RC) &
742
if ((
AR_READ
(sc, AR_RTC_STATUS) & AR_RTC_STATUS_M) ==
755
if ((
AR_READ
(sc, AR_RTC_STATUS) & AR_RTC_STATUS_M) ==
1192
reg =
AR_READ
(sc, AR_GPIO_INPUT_MUX1);
1204
reg =
AR_READ
(sc, AR_GPIO_INPUT_MUX1);
1249
reg =
AR_READ
(sc, AR_GPIO_PDPU)
[
all
...]
athnreg.h
1459
#define
AR_READ
(sc, reg) \
1469
AR_WRITE(sc, reg,
AR_READ
(sc, reg) | (mask))
1472
AR_WRITE(sc, reg,
AR_READ
(sc, reg) & ~(mask))
/src/sys/dev/usb/
if_athn_usb.c
1505
reg =
AR_READ
(sc, AR_RX_FILTER);
Completed in 180 milliseconds
Indexes created Sat Oct 17 00:26:25 UTC 2026