Searched refs:CLKID_FCLK_DIV3 (Results 1 - 18 of 18) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Damlogic,a1-pll-clkc.h22 #define CLKID_FCLK_DIV3 7 macro
H A Damlogic,c3-pll-clkc.h19 #define CLKID_FCLK_DIV3 7 macro
H A Damlogic,s4-pll-clkc.h17 #define CLKID_FCLK_DIV3 5 macro
H A Daxg-clkc.h16 #define CLKID_FCLK_DIV3 3 macro
H A Dgxbb-clkc.h15 #define CLKID_FCLK_DIV3 5 macro
H A Dmeson8b-clkc.h15 #define CLKID_FCLK_DIV3 6 macro
H A Dg12a-clkc.h16 #define CLKID_FCLK_DIV3 3 macro
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12.dtsi83 <&clkc CLKID_FCLK_DIV3>,
H A Damlogic-c3.dtsi127 <&clkc_pll CLKID_FCLK_DIV3>,
H A Dmeson-a1.dtsi302 <&clkc_pll CLKID_FCLK_DIV3>,
H A Dmeson-sm1.dtsi163 <&clkc CLKID_FCLK_DIV3>,
H A Dmeson-gxbb.dtsi773 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
H A Dmeson-gxl.dtsi843 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
H A Dmeson-s4.dtsi110 <&clkc_pll CLKID_FCLK_DIV3>,
H A Dmeson-axg.dtsi1343 <&clkc CLKID_FCLK_DIV3>,
H A Dmeson-g12-common.dtsi1658 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/amlogic/
H A Dmeson8.dtsi729 <&clkc CLKID_FCLK_DIV3>,
H A Dmeson8b.dtsi704 <&clkc CLKID_FCLK_DIV3>,

Completed in 14 milliseconds