Searched refs:CLKID_FCLK_DIV5 (Results 1 - 13 of 13) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Damlogic,a1-pll-clkc.h23 #define CLKID_FCLK_DIV5 8 macro
H A Damlogic,c3-pll-clkc.h23 #define CLKID_FCLK_DIV5 11 macro
H A Damlogic,s4-pll-clkc.h21 #define CLKID_FCLK_DIV5 9 macro
H A Daxg-clkc.h18 #define CLKID_FCLK_DIV5 5 macro
H A Dgxbb-clkc.h17 #define CLKID_FCLK_DIV5 7 macro
H A Dmeson8b-clkc.h17 #define CLKID_FCLK_DIV5 8 macro
H A Dg12a-clkc.h18 #define CLKID_FCLK_DIV5 5 macro
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/amlogic/
H A Damlogic-c3.dtsi129 <&clkc_pll CLKID_FCLK_DIV5>,
H A Dmeson-a1.dtsi303 <&clkc_pll CLKID_FCLK_DIV5>,
H A Dmeson-sm1.dtsi165 <&clkc CLKID_FCLK_DIV5>;
H A Dmeson-s4.dtsi112 <&clkc_pll CLKID_FCLK_DIV5>,
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/amlogic/
H A Dmeson8.dtsi730 <&clkc CLKID_FCLK_DIV5>,
H A Dmeson8b.dtsi705 <&clkc CLKID_FCLK_DIV5>,

Completed in 13 milliseconds