Searched refs:CLKID_MPLL0_DIV (Results 1 - 5 of 5) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Damlogic,s4-pll-clkc.h36 #define CLKID_MPLL0_DIV 24 macro
H A Daxg-clkc.h78 #define CLKID_MPLL0_DIV 65 macro
H A Dgxbb-clkc.h152 #define CLKID_MPLL0_DIV 142 macro
H A Dmeson8b-clkc.h105 #define CLKID_MPLL0_DIV 96 macro
H A Dg12a-clkc.h82 #define CLKID_MPLL0_DIV 69 macro

Completed in 5 milliseconds