Searched refs:CLK_TOP_MM_SEL (Results 1 - 12 of 12) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Dmt6765-clk.h135 #define CLK_TOP_MM_SEL 98 macro
H A Dmt8173-clk.h97 #define CLK_TOP_MM_SEL 85 macro
H A Dmediatek,mt6795-clk.h95 #define CLK_TOP_MM_SEL 82 macro
H A Dmt2701-clk.h89 #define CLK_TOP_MM_SEL 76 macro
H A Dmt2712-clk.h134 #define CLK_TOP_MM_SEL 101 macro
H A Dmediatek,mt8365-clk.h75 #define CLK_TOP_MM_SEL 63 macro
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/mediatek/
H A Dmt6795.dtsi304 clocks = <&topckgen CLK_TOP_MM_SEL>;
310 clocks = <&topckgen CLK_TOP_MM_SEL>,
317 clocks = <&topckgen CLK_TOP_MM_SEL>;
324 clocks = <&topckgen CLK_TOP_MM_SEL>;
332 clocks = <&topckgen CLK_TOP_MM_SEL>,
723 assigned-clocks = <&topckgen CLK_TOP_MM_SEL>;
H A Dmt8173.dtsi459 clocks = <&topckgen CLK_TOP_MM_SEL>;
465 clocks = <&topckgen CLK_TOP_MM_SEL>,
472 clocks = <&topckgen CLK_TOP_MM_SEL>;
478 clocks = <&topckgen CLK_TOP_MM_SEL>;
485 clocks = <&topckgen CLK_TOP_MM_SEL>,
1000 assigned-clocks = <&topckgen CLK_TOP_MM_SEL>;
H A Dmt2712e.dtsi285 clocks = <&topckgen CLK_TOP_MM_SEL>,
H A Dmt8365.dtsi318 clocks = <&topckgen CLK_TOP_MM_SEL>,
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/mediatek/
H A Dmt2701.dtsi156 clocks = <&topckgen CLK_TOP_MM_SEL>,
H A Dmt7623.dtsi277 clocks = <&topckgen CLK_TOP_MM_SEL>,

Completed in 16 milliseconds