OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:POSTING_READ
(Results
1 - 25
of
26
) sorted by relevancy
1
2
/src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_fifo_underrun.c
108
POSTING_READ
(reg);
127
POSTING_READ
(reg);
159
POSTING_READ
(GEN7_ERR_INT);
225
POSTING_READ
(SERR_INT);
intel_dsb.c
69
POSTING_READ
(DSB_CTRL(pipe, dsb->id));
89
POSTING_READ
(DSB_CTRL(pipe, dsb->id));
intel_hdmi.c
248
POSTING_READ
(VIDEO_DIP_CTL);
321
POSTING_READ
(reg);
401
POSTING_READ
(reg);
474
POSTING_READ
(reg);
548
POSTING_READ
(ctl_reg);
894
POSTING_READ
(reg);
913
POSTING_READ
(reg);
1065
POSTING_READ
(reg);
1086
POSTING_READ
(reg);
1122
POSTING_READ
(reg)
[
all
...]
intel_pipe_crc.c
635
POSTING_READ
(PIPE_CRC_CTL(crtc->index));
670
POSTING_READ
(PIPE_CRC_CTL(crtc->index));
685
POSTING_READ
(PIPE_CRC_CTL(crtc->index));
intel_vga.c
68
POSTING_READ
(vga_reg);
intel_dpll_mgr.c
431
POSTING_READ
(PCH_DPLL(id));
440
POSTING_READ
(PCH_DPLL(id));
450
POSTING_READ
(PCH_DPLL(id));
515
POSTING_READ
(WRPLL_CTL(id));
523
POSTING_READ
(SPLL_CTL);
535
POSTING_READ
(WRPLL_CTL(id));
553
POSTING_READ
(SPLL_CTL);
1007
POSTING_READ
(DPLL_CTRL1);
1020
POSTING_READ
(regs[id].cfgcr1);
1021
POSTING_READ
(regs[id].cfgcr2)
[
all
...]
intel_ddi.c
1141
POSTING_READ
(FDI_RX_CTL(PIPE_A));
1171
POSTING_READ
(DDI_BUF_CTL(PORT_E));
1181
POSTING_READ
(FDI_RX_CTL(PIPE_A));
1190
POSTING_READ
(FDI_RX_MISC(PIPE_A));
1212
POSTING_READ
(FDI_RX_CTL(PIPE_A));
1217
POSTING_READ
(DDI_BUF_CTL(PORT_E));
1224
POSTING_READ
(DP_TP_CTL(PORT_E));
1233
POSTING_READ
(FDI_RX_MISC(PIPE_A));
2990
POSTING_READ
(ICL_DPCLKA_CFGCR0);
3305
POSTING_READ
(intel_dp->regs.dp_tp_ctl)
[
all
...]
intel_panel.c
936
POSTING_READ
(BLC_PWM_PCH_CTL1);
971
POSTING_READ
(BLC_PWM_CPU_CTL2);
985
POSTING_READ
(BLC_PWM_PCH_CTL1);
1014
POSTING_READ
(BLC_PWM_CTL);
1057
POSTING_READ
(BLC_PWM_CTL2);
1089
POSTING_READ
(VLV_BLC_PWM_CTL2(pipe));
1136
POSTING_READ
(BXT_BLC_PWM_CTL(panel->backlight.controller));
1167
POSTING_READ
(BXT_BLC_PWM_CTL(panel->backlight.controller));
intel_dp.c
816
POSTING_READ
(intel_dp->output_reg);
819
POSTING_READ
(intel_dp->output_reg);
822
POSTING_READ
(intel_dp->output_reg);
2740
POSTING_READ
(pp_ctrl_reg);
2805
POSTING_READ
(pp_ctrl_reg);
2899
POSTING_READ
(pp_ctrl_reg);
2907
POSTING_READ
(pp_ctrl_reg);
2915
POSTING_READ
(pp_ctrl_reg);
2960
POSTING_READ
(pp_ctrl_reg);
3002
POSTING_READ
(pp_ctrl_reg)
[
all
...]
intel_display.c
1405
POSTING_READ
(DPLL(pipe));
1427
POSTING_READ
(DPLL_MD(pipe));
1494
POSTING_READ
(DPLL_MD(pipe));
1529
POSTING_READ
(reg);
1547
POSTING_READ
(reg);
1566
POSTING_READ
(DPLL(pipe));
1582
POSTING_READ
(DPLL(pipe));
1599
POSTING_READ
(DPLL(pipe));
1882
POSTING_READ
(reg);
5009
POSTING_READ
(reg)
[
all
...]
vlv_dsi_pll.c
519
POSTING_READ
(BXT_DSI_PLL_CTL);
intel_crt.c
467
POSTING_READ
(crt->adpa_reg);
930
POSTING_READ
(crt->adpa_reg);
intel_lvds.c
324
POSTING_READ
(lvds_encoder->reg);
344
POSTING_READ
(lvds_encoder->reg);
intel_display_power.c
4391
POSTING_READ
(reg);
4447
POSTING_READ
(DBUF_CTL_S2);
4466
POSTING_READ
(DBUF_CTL_S2);
4569
POSTING_READ
(D_COMP_BDW);
4603
POSTING_READ
(LCPLL_CTL);
4621
POSTING_READ
(LCPLL_CTL);
4648
POSTING_READ
(LCPLL_CTL);
icl_dsi.c
340
POSTING_READ
(ICL_DSI_ESC_CLK_DIV(port));
346
POSTING_READ
(ICL_DPHY_ESC_CLK_DIV(port));
638
POSTING_READ
(ICL_DPCLKA_CFGCR0);
intel_cdclk.c
974
POSTING_READ
(DPLL_CTRL1);
1064
POSTING_READ
(CDCLK_CTL);
1079
POSTING_READ
(CDCLK_CTL);
intel_tv.c
1618
POSTING_READ
(TV_DAC);
1647
POSTING_READ
(TV_CTL);
vlv_dsi.c
680
POSTING_READ
(port_ctrl);
699
POSTING_READ
(port_ctrl);
intel_fbc.c
216
POSTING_READ
(MSG_FBC_REND_STATE);
intel_sdvo.c
226
POSTING_READ
(intel_sdvo->sdvo_reg);
233
POSTING_READ
(intel_sdvo->sdvo_reg);
250
POSTING_READ
(GEN3_SDVOB);
253
POSTING_READ
(GEN3_SDVOC);
/src/sys/external/bsd/drm2/dist/drm/i915/gvt/
aperture_gm.c
153
POSTING_READ
(fence_reg_lo);
157
POSTING_READ
(fence_reg_lo);
/src/sys/external/bsd/drm2/dist/drm/i915/
i915_irq.c
325
POSTING_READ
(DEIMR);
357
POSTING_READ
(GEN8_DE_PORT_IMR);
389
POSTING_READ
(GEN8_DE_PIPE_IMR(pipe));
415
POSTING_READ
(SDEIMR);
479
POSTING_READ
(reg);
502
POSTING_READ
(reg);
933
POSTING_READ
(GEN7_MISCCPCTL);
952
POSTING_READ
(reg);
2706
POSTING_READ
(SDEIER);
2781
POSTING_READ
(VLV_MASTER_IER)
[
all
...]
intel_csr.c
296
POSTING_READ
(DC_STATE_DEBUG);
intel_pm.c
359
POSTING_READ
(FW_BLC_SELF_VLV);
363
POSTING_READ
(FW_BLC_SELF);
372
POSTING_READ
(DSPFW3);
378
POSTING_READ
(FW_BLC_SELF);
389
POSTING_READ
(INSTPM);
985
POSTING_READ
(DSPFW1);
1064
POSTING_READ
(DSPFW1);
6349
POSTING_READ
(DSPSURF(pipe));
6630
POSTING_READ
(GEN8_L3SQCREG1);
i915_drv.h
2027
#define
POSTING_READ
(reg__) __I915_REG_OP(
posting_read
, dev_priv, (reg__))
Completed in 90 milliseconds
1
2
Indexes created Sat Feb 21 08:20:20 UTC 2026