HomeSort by: relevance | last modified time | path
    Searched refs:RK_COMPOSITE (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/arm/rockchip/
rk3328_cru.c 200 RK_COMPOSITE(RK3328_ACLK_BUS_PRE, "aclk_bus_pre", aclk_bus_pre_parents,
207 RK_COMPOSITE(RK3328_HCLK_BUS_PRE, "hclk_bus_pre", hclk_bus_pre_parents,
214 RK_COMPOSITE(RK3328_PCLK_BUS_PRE, "pclk_bus_pre", pclk_bus_pre_parents,
221 RK_COMPOSITE(RK3328_SCLK_SPI, "clk_spi", mux_2plls_parents,
228 RK_COMPOSITE(RK3328_SCLK_PWM, "clk_pwm", mux_2plls_parents,
235 RK_COMPOSITE(RK3328_ACLK_PERI_PRE, "aclk_peri_pre", aclk_peri_pre_parents,
241 RK_COMPOSITE(RK3328_PCLK_PERI, "pclk_peri", phclk_peri_parents,
248 RK_COMPOSITE(RK3328_HCLK_PERI, "hclk_peri", phclk_peri_parents,
255 RK_COMPOSITE(RK3328_SCLK_SDMMC, "clk_sdmmc", mmc_parents,
262 RK_COMPOSITE(RK3328_SCLK_SDIO, "clk_sdio", mmc_parents
    [all...]
rk3588_cru.c 676 RK_COMPOSITE(RK3588_CLK_50M_SRC, "clk_50m_src",
681 RK_COMPOSITE(RK3588_CLK_100M_SRC, "clk_100m_src",
686 RK_COMPOSITE(RK3588_CLK_150M_SRC, "clk_150m_src",
691 RK_COMPOSITE(RK3588_CLK_200M_SRC, "clk_200m_src",
696 RK_COMPOSITE(RK3588_CLK_250M_SRC, "clk_250m_src",
701 RK_COMPOSITE(RK3588_CLK_300M_SRC, "clk_300m_src",
706 RK_COMPOSITE(RK3588_CLK_350M_SRC, "clk_350m_src",
711 RK_COMPOSITE(RK3588_CLK_400M_SRC, "clk_400m_src",
722 RK_COMPOSITE(RK3588_CLK_500M_SRC, "clk_500m_src",
727 RK_COMPOSITE(RK3588_CLK_600M_SRC, "clk_600m_src"
    [all...]
rk3399_cru.c 468 RK_COMPOSITE(RK3399_ACLK_PERILP0, "aclk_perilp0", mux_aclk_perilp0_parents,
510 RK_COMPOSITE(RK3399_ACLK_PERIHP, "aclk_perihp", mux_aclk_perihp_parents,
537 RK_COMPOSITE(0, "aclk_cci_pre", mux_aclk_cci_parents,
549 RK_COMPOSITE(RK3399_ACLK_GIC_PRE, "aclk_gic_pre", mux_pll_src_cpll_gpll_parents,
560 RK_COMPOSITE(RK3399_PCLK_DDR, "pclk_ddr", mux_pll_src_cpll_gpll_parents,
621 RK_COMPOSITE(RK3399_HCLK_SD, "hclk_sd", mux_pll_src_cpll_gpll_parents,
628 RK_COMPOSITE(RK3399_SCLK_SDIO, "clk_sdio", mux_pll_src_cpll_gpll_npll_ppll_upll_24m_parents,
635 RK_COMPOSITE(RK3399_SCLK_SDMMC, "clk_sdmmc", mux_pll_src_cpll_gpll_npll_ppll_upll_24m_parents,
648 RK_COMPOSITE(RK3399_SCLK_EMMC, "clk_emmc", mux_pll_src_cpll_gpll_npll_ppll_upll_24m_parents,
669 RK_COMPOSITE(RK3399_SCLK_MAC, "clk_gmac", mux_pll_src_cpll_gpll_npll_parents
    [all...]
rk3288_cru.c 123 RK_COMPOSITE(0, "aclk_peri_src", mux_2plls_parents,
144 RK_COMPOSITE(0, "clk_uart0_div", mux_3plls_usb_parents,
197 RK_COMPOSITE(RK3288_SCLK_SDMMC, "sclk_sdmmc", mmc_parents,
204 RK_COMPOSITE(RK3288_SCLK_SDIO0, "sclk_sdio0", mmc_parents,
211 RK_COMPOSITE(RK3288_SCLK_SDIO1, "sclk_sdio1", mmc_parents,
218 RK_COMPOSITE(RK3288_SCLK_EMMC, "sclk_emmc", mmc_parents,
227 RK_COMPOSITE(0, "mac_pll_src", mux_npll_cpll_gpll_parents,
244 RK_COMPOSITE(RK3288_SCLK_SPI0, "sclk_spi0", mux_2plls_parents,
251 RK_COMPOSITE(RK3288_SCLK_SPI1, "sclk_spi1", mux_2plls_parents,
258 RK_COMPOSITE(RK3288_SCLK_SPI2, "sclk_spi2", mux_2plls_parents
    [all...]
rk_cru.h 321 #define RK_COMPOSITE(_id, _name, _parents, _muxdiv_reg, _mux_mask, _div_mask, _gate_reg, _gate_mask, _flags) \

Completed in 13 milliseconds