HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_CTRL__RBC_MODE_MASK (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v1_0.c 508 | UVD_CGC_CTRL__RBC_MODE_MASK
609 | UVD_CGC_CTRL__RBC_MODE_MASK
667 UVD_CGC_CTRL__RBC_MODE_MASK |
amdgpu_vcn_v2_0.c 501 | UVD_CGC_CTRL__RBC_MODE_MASK
577 UVD_CGC_CTRL__RBC_MODE_MASK |
636 | UVD_CGC_CTRL__RBC_MODE_MASK
amdgpu_vcn_v2_5.c 591 | UVD_CGC_CTRL__RBC_MODE_MASK
668 UVD_CGC_CTRL__RBC_MODE_MASK |
730 | UVD_CGC_CTRL__RBC_MODE_MASK
amdgpu_uvd_v5_0.c 678 UVD_CGC_CTRL__RBC_MODE_MASK |
amdgpu_uvd_v6_0.c 1333 UVD_CGC_CTRL__RBC_MODE_MASK |
amdgpu_uvd_v7_0.c 1618 UVD_CGC_CTRL__RBC_MODE_MASK |
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 56 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
uvd_4_2_sh_mask.h 247 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x100000
uvd_5_0_sh_mask.h 269 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x100000
uvd_6_0_sh_mask.h 271 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x100000
uvd_7_0_sh_mask.h 455 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 948 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
vcn_2_0_0_sh_mask.h 1967 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
vcn_2_5_sh_mask.h 2016 #define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L

Completed in 51 milliseconds