HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_CTRL__UDEC_MODE_MASK (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v1_0.c 505 | UVD_CGC_CTRL__UDEC_MODE_MASK
606 | UVD_CGC_CTRL__UDEC_MODE_MASK
664 UVD_CGC_CTRL__UDEC_MODE_MASK |
amdgpu_vcn_v2_0.c 498 | UVD_CGC_CTRL__UDEC_MODE_MASK
574 UVD_CGC_CTRL__UDEC_MODE_MASK |
633 | UVD_CGC_CTRL__UDEC_MODE_MASK
amdgpu_vcn_v2_5.c 588 | UVD_CGC_CTRL__UDEC_MODE_MASK
665 UVD_CGC_CTRL__UDEC_MODE_MASK |
727 | UVD_CGC_CTRL__UDEC_MODE_MASK
amdgpu_uvd_v5_0.c 675 UVD_CGC_CTRL__UDEC_MODE_MASK |
amdgpu_uvd_v6_0.c 1330 UVD_CGC_CTRL__UDEC_MODE_MASK |
amdgpu_uvd_v7_0.c 1615 UVD_CGC_CTRL__UDEC_MODE_MASK |
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 70 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
uvd_4_2_sh_mask.h 241 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x20000
uvd_5_0_sh_mask.h 263 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x20000
uvd_6_0_sh_mask.h 265 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x20000
uvd_7_0_sh_mask.h 452 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 945 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
vcn_2_0_0_sh_mask.h 1964 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
vcn_2_5_sh_mask.h 2013 #define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L

Completed in 166 milliseconds