HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_CTRL__UDEC_RE_MODE_MASK (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v1_0.c 499 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK
600 data |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK
658 reg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
amdgpu_vcn_v2_0.c 492 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK
568 reg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
627 data |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK
amdgpu_vcn_v2_5.c 582 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK
659 reg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
721 data |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK
amdgpu_uvd_v5_0.c 669 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
amdgpu_uvd_v6_0.c 1324 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
amdgpu_uvd_v7_0.c 1609 data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 74 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
uvd_4_2_sh_mask.h 229 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x800
uvd_5_0_sh_mask.h 251 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x800
uvd_6_0_sh_mask.h 253 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x800
uvd_7_0_sh_mask.h 446 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 939 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
vcn_2_0_0_sh_mask.h 1958 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
vcn_2_5_sh_mask.h 2007 #define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L

Completed in 55 milliseconds