HomeSort by: relevance | last modified time | path
    Searched refs:data0 (Results 1 - 25 of 38) sorted by relevancy

1 2

  /src/sys/arch/arm/apple/
apple_mbox.h 21 uint64_t data0; member in struct:apple_mbox_msg
apple_rtkit.c 106 msg.data0 = __SHIFTIN(type, RTKIT_MGMT_TYPE_MASK) | data;
131 switch (RTKIT_MGMT_TYPE(msg->data0)) {
133 minver = RTKIT_MGMT_HELLO_MINVER(msg->data0);
134 maxver = RTKIT_MGMT_HELLO_MAXVER(msg->data0);
154 state->pwrstate = RTKIT_MGMT_PWR_STATE(msg->data0);
158 base = RTKIT_MGMT_EPMAP_BASE(msg->data0);
159 bitmap = RTKIT_MGMT_EPMAP_BITMAP(msg->data0);
162 if (msg->data0 & RTKIT_MGMT_EPMAP_LAST)
170 if (msg->data0 & RTKIT_MGMT_EPMAP_LAST) {
189 "0x%016"PRIx64"\n", msg->data0);
    [all...]
apple_mbox.c 189 MBOX_WRITE8(sc, MBOX_A2I_SEND0, msg->data0);
209 msg->data0 = MBOX_READ8(sc, MBOX_I2A_RECV0);
  /src/sys/arch/hpcarm/dev/
uda1341.c 95 uint8_t data0; /* direct addressing register */ member in struct:__anonc9cbf1340108
99 uint8_t data0; /* extended addressing register 1 */ member in struct:__anonc9cbf1340208
249 DIRECT_REG.data0 = STATUS0_RST | STATUS0_SC_256 | STATUS0_IF_LSB16;
257 DIRECT_REG.data0 &= ~STATUS0_RST;
268 DIRECT_REG.data0 = STATUS0_SC_256 | STATUS0_IF_LSB16;
272 DIRECT_REG.data0 = STATUS1_OGS | STATUS1_IGS | (1<<7);
277 DIRECT_REG.data0 = DATA0_VC(100) | DATA0_COMMON;
281 DIRECT_REG.data0 = DATA1_BB(0) | DATA1_TR(0) | DATA1_COMMON;
285 DIRECT_REG.data0 = DATA2_PP | DATA2_COMMON;
289 EXTEND_REG.data0 = EXT_ADDR_COMMON | EXT_ADDR_E0
    [all...]
  /src/sys/external/bsd/compiler_rt/dist/lib/tsan/tests/rtl/
tsan_string.cc 20 char data0[7] = {1, 2, 3, 4, 5, 6, 7}; local in function:__tsan::TEST
22 MainThread().Memcpy(data+1, data0+1, 5);
  /src/sys/arch/x86/pci/
fwhrng.c 74 uint8_t id0, id1, data0, data1; local in function:fwhrng_match
83 data0 = bus_space_read_1(bst, bsh, 0);
93 data0, data1, id0, id1);
96 if ((id0 == data0) && (id1 == data1))
108 data0 = bus_space_read_1(bst, bsh, I82802_RNG_HSR);
110 if ((data0 & I82802_RNG_HSR_PRESENT) == I82802_RNG_HSR_PRESENT)
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/pmu/
nouveau_nvkm_subdev_pmu_gt215.c 36 u32 process, u32 message, u32 data0, u32 data1)
73 nvkm_wr32(device, 0x10a1c4, data0);
99 u32 process, message, data0, data1; local in function:gt215_pmu_recv
116 data0 = nvkm_rd32(device, 0x10a1c4);
128 pmu->recv.data[0] = data0;
145 process, message, data0, data1);
priv.h 31 u32 message, u32 data0, u32 data1);
nouveau_nvkm_subdev_pmu_base.c 68 u32 process, u32 message, u32 data0, u32 data1)
72 return pmu->func->send(pmu, reply, process, message, data0, data1);
  /src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/subdev/
pmu.h 44 u32 message, u32 data0, u32 data1);
  /src/sys/arch/powerpc/booke/
copyin.c 119 "\n\t" "lwz %[data0],0(%[usaddr32])" /* fetch user data */
129 [data0] "=&r" (kdaddr32[0]), [data1] "=&r" (kdaddr32[1]),
143 "\n\t" "lwz %[data0],0(%[usaddr32])" /* fetch user data */
161 [data0] "=&r" (kdaddr32[0]), [data1] "=&r" (kdaddr32[1]),
copyout.c 132 "\n\t" "stb %[data0],0(%[udaddr8])" /* store user data */
151 [data0] "r" (ksaddr8[0]), [data1] "r" (ksaddr8[1]),
174 "\n\t" "stw %[data0],0(%[udaddr32])" /* store user data */
186 [data0] "r" (ksaddr32[0]), [data1] "r" (ksaddr32[1]),
210 "\n\t" "stw %[data0],0(%[udaddr32])" /* store user data */
230 [data0] "r" (ksaddr32[0]), [data1] "r" (ksaddr32[1]),
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_uvd.c 580 int data0, int data1,
590 offset = radeon_get_ib_value(p, data0);
603 p->ib.ptr[data0] = start & 0xFFFFFFFF;
657 int *data0, int *data1,
667 *data0 = p->idx;
673 r = radeon_uvd_cs_reloc(p, *data0, *data1,
694 int r, data0 = 0, data1 = 0; local in function:radeon_uvd_cs_parse
725 r = radeon_uvd_cs_reg(p, &pkt, &data0, &data1,
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
omap3-n950.dts 54 OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE1) /* dsi_dx0 - data0+ */
55 OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE1) /* dsi_dy0 - data0- */
aspeed-bmc-facebook-minipack.dts 276 * "data0" partition (8MB) is reserved for persistent
279 data0@3800000 {
281 label = "data0";
stih407-pinctrl.dtsi 738 DATA0 = <&pio11 3 ALT1 IN SE_NICLK_IO 0 CLK_A>;
766 DATA0 = <&pio12 7 ALT1 IN SE_NICLK_IO 0 CLK_A>;
794 DATA0 = <&pio14 3 ALT2 IN SE_NICLK_IO 0 CLK_A>;
867 DATA0 = <&pio12 7 ALT3 OUT SE_NICLK_IO 0 CLK_A>;
907 DATA0 = <&pio11 3 ALT3 IN SE_NICLK_IO 0 CLK_A>;
1098 data0 = <&pio33 4 ALT1 OUT>;
1110 data0 = <&pio33 4 ALT1 OUT>;
1121 data0 = <&pio32 4 ALT1 IN>;
1134 data0 = <&pio32 4 ALT1 IN>;
  /src/sys/external/bsd/drm2/dist/drm/
drm_ioctl.c 914 void *data0 = data; local in function:drm_ioctl
973 data0 = buf;
980 error = -(*ioctl->func)(dev, data0, file);
984 error = -(*ioctl->func)(dev, data0, file);
990 if (data != data0)
991 memcpy(data, data0, IOCPARM_LEN(cmd));
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_0.c 152 adev->vcn.internal.data0 = mmUVD_GPCOM_VCPU_DATA0_INTERNAL_OFFSET;
153 adev->vcn.inst->external.data0 = SOC15_REG_OFFSET(UVD, 0, mmUVD_GPCOM_VCPU_DATA0);
1302 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.data0, 0));
1360 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.data0, 0));
1369 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.data0, 0));
1412 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.data0, 0));
1430 uint32_t data0, data1, mask; local in function:vcn_v2_0_dec_ring_emit_vm_flush
1435 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2;
1438 vcn_v2_0_dec_ring_emit_reg_wait(ring, data0, data1, mask);
1446 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.data0, 0))
    [all...]
amdgpu_jpeg_v1_0.c 379 uint32_t data0, data1, mask; local in function:jpeg_v1_0_decode_ring_emit_vm_flush
384 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2;
387 jpeg_v1_0_decode_ring_emit_reg_wait(ring, data0, data1, mask);
amdgpu_jpeg_v2_0.c 633 uint32_t data0, data1, mask; local in function:jpeg_v2_0_dec_ring_emit_vm_flush
638 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2;
641 jpeg_v2_0_dec_ring_emit_reg_wait(ring, data0, data1, mask);
amdgpu_uvd.c 98 unsigned data0, data1; member in struct:amdgpu_uvd_cs_ctx
479 lo = amdgpu_get_ib_value(ctx->parser, ctx->ib_idx, ctx->data0);
847 amdgpu_set_ib_value(ctx->parser, ctx->ib_idx, ctx->data0,
926 ctx->data0 = ctx->idx;
amdgpu_vcn.h 161 unsigned data0; member in struct:amdgpu_vcn_reg
amdgpu_vcn_v1_0.c 143 adev->vcn.internal.data0 = adev->vcn.inst->external.data0 =
1547 uint32_t data0, data1, mask; local in function:vcn_v1_0_dec_ring_emit_vm_flush
1552 data0 = hub->ctx0_ptb_addr_lo32 + vmid * 2;
1555 vcn_v1_0_dec_ring_emit_reg_wait(ring, data0, data1, mask);
  /src/sys/arch/sparc64/sparc64/
db_interface.c 489 unsigned long long i, j, k, data0, data1; local in function:db_dump_pmap
505 data0 = ldxa((vaddr_t)&ptbl[j], ASI_PHYS_CACHED);
508 if (!data0 && !data1) {
513 data0);
  /src/sys/dev/ic/
rtsx.c 980 uint8_t data0; local in function:rtsx_read_phy
995 RTSX_READ(sc, RTSX_PHY_DATA0, &data0);
997 *val = data0 | (data1 << 8);
1029 uint8_t data0, data1, data2, data3, rwctl; local in function:rtsx_read_cfg
1043 RTSX_READ(sc, RTSX_CFGDATA0, &data0);
1047 *val = ((uint32_t)data3 << 24) | (data2 << 16) | (data1 << 8) | data0;

Completed in 33 milliseconds

1 2