HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_LMI_CTRL2 (Results 1 - 15 of 15) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_d.h 50 #define mmUVD_LMI_CTRL2 0x3D3D
uvd_4_2_d.h 48 #define mmUVD_LMI_CTRL2 0x3d3d
uvd_5_0_d.h 54 #define mmUVD_LMI_CTRL2 0x3d3d
uvd_6_0_d.h 70 #define mmUVD_LMI_CTRL2 0x3d3d
uvd_7_0_offset.h 152 #define mmUVD_LMI_CTRL2 0x053d
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_uvd_v5_0.c 318 WREG32_P(mmUVD_LMI_CTRL2, 1 << 8, ~(1 << 8));
360 WREG32_P(mmUVD_LMI_CTRL2, 0, ~(1 << 8));
444 WREG32_P(mmUVD_LMI_CTRL2, 1 << 8, ~(1 << 8));
455 WREG32_P(mmUVD_LMI_CTRL2, 0, ~(1 << 8));
amdgpu_uvd_v7_0.c 859 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
916 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
972 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2),
1023 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2), 0,
1135 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),
1149 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2), 0,
amdgpu_uvd_v4_2.c 311 WREG32_P(mmUVD_LMI_CTRL2, 0, ~(1 << 8));
416 WREG32_P(mmUVD_LMI_CTRL2, 1 << 8, ~(1 << 8));
amdgpu_vcn_v2_0.c 829 UVD, 0, mmUVD_LMI_CTRL2),
947 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_CTRL2), 0,
1097 tmp = RREG32_SOC15(VCN, 0, mmUVD_LMI_CTRL2);
1099 WREG32_SOC15(VCN, 0, mmUVD_LMI_CTRL2, tmp);
amdgpu_vcn_v2_5.c 833 UVD, 0, mmUVD_LMI_CTRL2), 0, 0, indirect);
980 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2), 0,
1328 tmp = RREG32_SOC15(VCN, i, mmUVD_LMI_CTRL2);
1330 WREG32_SOC15(VCN, i, mmUVD_LMI_CTRL2, tmp);
amdgpu_uvd_v6_0.c 877 WREG32_P(mmUVD_LMI_CTRL2, 1 << 8, ~(1 << 8));
888 WREG32_P(mmUVD_LMI_CTRL2, 0, ~(1 << 8));
amdgpu_vcn_v1_0.c 857 WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_LMI_CTRL2), 0,
1035 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_LMI_CTRL2,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h 330 #define mmUVD_LMI_CTRL2 0x053d
vcn_2_0_0_offset.h 538 #define mmUVD_LMI_CTRL2 0x01fd
vcn_2_5_offset.h 957 #define mmUVD_LMI_CTRL2 0x04a6

Completed in 27 milliseconds