NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched refs:mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH (Results 1 - 12 of 12) sorted by relevancy

/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_5_0_d.h	`45 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x3c5e`
uvd_6_0_d.h	`56 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x3c5e`
uvd_7_0_offset.h	`108 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x045e`
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_5.c	`403 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 410 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 448 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 456 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 0, 0, indirect); 466 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 1171 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 1183 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),`
amdgpu_vcn_v2_0.c	`318 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 325 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 365 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 373 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 0, 0, indirect); 383 UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),`
amdgpu_uvd_v7_0.c	`671 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 680 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 815 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 822 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),`
amdgpu_vcn_v1_0.c	`306 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 313 WREG32_SOC15(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 374 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH, 383 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,`
amdgpu_uvd_v5_0.c	`266 WREG32(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,`
amdgpu_uvd_v6_0.c	`592 WREG32(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,`
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h	`234 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x045e`
vcn_2_0_0_offset.h	`944 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x061e`
vcn_2_5_offset.h	`869 #define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x043d`

Completed in 25 milliseconds