HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_RBC_RB_RPTR_ADDR (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_d.h 74 #define mmUVD_RBC_RB_RPTR_ADDR 0x3DAA
uvd_4_2_d.h 77 #define mmUVD_RBC_RB_RPTR_ADDR 0x3daa
uvd_5_0_d.h 83 #define mmUVD_RBC_RB_RPTR_ADDR 0x3daa
uvd_6_0_d.h 99 #define mmUVD_RBC_RB_RPTR_ADDR 0x3daa
uvd_7_0_offset.h 206 #define mmUVD_RBC_RB_RPTR_ADDR 0x05aa
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h 394 #define mmUVD_RBC_RB_RPTR_ADDR 0x05aa
vcn_2_0_0_offset.h 694 #define mmUVD_RBC_RB_RPTR_ADDR 0x026a
vcn_2_5_offset.h 789 #define mmUVD_RBC_RB_RPTR_ADDR 0x02df
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_uvd_v5_0.c 412 WREG32(mmUVD_RBC_RB_RPTR_ADDR, (upper_32_bits(ring->gpu_addr) >> 2));
amdgpu_vcn_v1_0.c 919 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR_ADDR,
1077 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR_ADDR,
amdgpu_uvd_v6_0.c 829 WREG32(mmUVD_RBC_RB_RPTR_ADDR, (upper_32_bits(ring->gpu_addr) >> 2));
amdgpu_uvd_v7_0.c 1081 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR_ADDR,
amdgpu_vcn_v2_0.c 855 WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR_ADDR,
amdgpu_vcn_v2_5.c 868 WREG32_SOC15(UVD, inst_idx, mmUVD_RBC_RB_RPTR_ADDR,

Completed in 55 milliseconds