HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_VCPU_CACHE_OFFSET1 (Results 1 - 15 of 15) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_d.h 91 #define mmUVD_VCPU_CACHE_OFFSET1 0x3D38
uvd_4_2_d.h 64 #define mmUVD_VCPU_CACHE_OFFSET1 0x3d84
uvd_5_0_d.h 70 #define mmUVD_VCPU_CACHE_OFFSET1 0x3d84
uvd_6_0_d.h 86 #define mmUVD_VCPU_CACHE_OFFSET1 0x3d84
uvd_7_0_offset.h 182 #define mmUVD_VCPU_CACHE_OFFSET1 0x0584
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h 370 #define mmUVD_VCPU_CACHE_OFFSET1 0x0584
vcn_2_0_0_offset.h 620 #define mmUVD_VCPU_CACHE_OFFSET1 0x0244
vcn_2_5_offset.h 691 #define mmUVD_VCPU_CACHE_OFFSET1 0x0142
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_5.c 423 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET1, 0);
490 UVD, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);
497 UVD, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);
1203 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET1),
amdgpu_vcn_v2_0.c 339 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET1, 0);
407 UVD, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);
414 UVD, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);
amdgpu_uvd_v4_2.c 559 WREG32(mmUVD_VCPU_CACHE_OFFSET1, addr);
amdgpu_uvd_v5_0.c 276 WREG32(mmUVD_VCPU_CACHE_OFFSET1, offset >> 3);
amdgpu_uvd_v7_0.c 693 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET1, (1 << 21));
836 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET1), (1 << 21));
amdgpu_vcn_v1_0.c 327 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET1, 0);
397 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_VCPU_CACHE_OFFSET1, 0,
amdgpu_uvd_v6_0.c 602 WREG32(mmUVD_VCPU_CACHE_OFFSET1, offset >> 3);

Completed in 26 milliseconds