OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:mmUVD_VCPU_CNTL
(Results
1 - 15
of
15
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_d.h
96
#define
mmUVD_VCPU_CNTL
0x3D98
uvd_4_2_d.h
68
#define
mmUVD_VCPU_CNTL
0x3d98
uvd_5_0_d.h
74
#define
mmUVD_VCPU_CNTL
0x3d98
uvd_6_0_d.h
90
#define
mmUVD_VCPU_CNTL
0x3d98
uvd_7_0_offset.h
190
#define
mmUVD_VCPU_CNTL
0x0598
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_5.c
782
UVD, 0,
mmUVD_VCPU_CNTL
), tmp, 0, indirect);
842
UVD, 0,
mmUVD_VCPU_CNTL
), tmp, 0, indirect);
925
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
),
987
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
), 0,
1007
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
),
1011
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
), 0,
1344
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
),
1349
WREG32_P(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
), 0,
amdgpu_uvd_v4_2.c
280
WREG32(
mmUVD_VCPU_CNTL
, 1 << 9);
431
WREG32_P(
mmUVD_VCPU_CNTL
, 0, ~(1 << 9));
amdgpu_uvd_v5_0.c
357
WREG32(
mmUVD_VCPU_CNTL
, 1 << 9);
452
WREG32(
mmUVD_VCPU_CNTL
, 0x0);
amdgpu_uvd_v7_0.c
888
MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,
mmUVD_VCPU_CNTL
),
1019
WREG32_SOC15(UVD, k,
mmUVD_VCPU_CNTL
,
1146
WREG32_SOC15(UVD, i,
mmUVD_VCPU_CNTL
, 0x0);
amdgpu_vcn_v1_0.c
850
WREG32_SOC15(UVD, 0,
mmUVD_VCPU_CNTL
, UVD_VCPU_CNTL__CLK_EN_MASK);
983
WREG32_SOC15_DPG_MODE(UVD, 0,
mmUVD_VCPU_CNTL
, tmp, 0xFFFFFFFF, 0);
1143
WREG32_P(SOC15_REG_OFFSET(UVD, 0,
mmUVD_VCPU_CNTL
), 0,
amdgpu_vcn_v2_0.c
774
UVD, 0,
mmUVD_VCPU_CNTL
), tmp, 0, indirect);
899
WREG32_P(SOC15_REG_OFFSET(UVD, 0,
mmUVD_VCPU_CNTL
),
1108
WREG32_P(SOC15_REG_OFFSET(UVD, 0,
mmUVD_VCPU_CNTL
), 0,
amdgpu_uvd_v6_0.c
773
WREG32(
mmUVD_VCPU_CNTL
, UVD_VCPU_CNTL__CLK_EN_MASK);
885
WREG32(
mmUVD_VCPU_CNTL
, 0x0);
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h
378
#define
mmUVD_VCPU_CNTL
0x0598
vcn_2_0_0_offset.h
660
#define
mmUVD_VCPU_CNTL
0x0258
vcn_2_5_offset.h
731
#define
mmUVD_VCPU_CNTL
0x0156
Completed in 32 milliseconds
Indexes created Tue Oct 21 15:09:54 GMT 2025