HomeSort by: relevance | last modified time | path
    Searched refs:port_clock (Results 1 - 19 of 19) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_dp.h 106 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,
intel_ddi.c 1072 int clock = crtc_state->port_clock;
1531 dotclock = intel_dotclock_calculate(pipe_config->port_clock,
1534 dotclock = intel_dotclock_calculate(pipe_config->port_clock,
1537 dotclock = pipe_config->port_clock * 24 / pipe_config->pipe_bpp;
1539 dotclock = pipe_config->port_clock;
1572 pipe_config->port_clock = link_clock;
1621 pipe_config->port_clock = link_clock;
1668 pipe_config->port_clock = link_clock;
1715 pipe_config->port_clock = link_clock * 2;
1738 pipe_config->port_clock
    [all...]
intel_dpio_phy.c 903 if (crtc_state->port_clock > 270000)
905 else if (crtc_state->port_clock > 135000)
907 else if (crtc_state->port_clock > 67500)
909 else if (crtc_state->port_clock > 33750)
intel_lspcon.c 201 crtc_state->port_clock /= 2;
intel_audio.c 135 crtc_state->port_clock == dp_aud_n_m[i].clock)
282 crtc_state->port_clock == hdmi_ncts_table[i].clock) {
742 crtc_state->port_clock,
intel_dpll_mgr.c 830 hsw_ddi_calculate_wrpll(crtc_state->port_clock * 1000, &r2, &n2, &p);
855 int clock = crtc_state->port_clock;
896 if (WARN_ON(crtc_state->port_clock / 2 != 135000))
1383 if (!skl_ddi_calculate_wrpll(crtc_state->port_clock * 1000,
1416 switch (crtc_state->port_clock / 2) {
1771 crtc_state->port_clock,
1792 int clock = crtc_state->port_clock;
1810 int clock = crtc_state->port_clock;
2285 u32 afe_clock = crtc_state->port_clock * 5;
2361 switch (crtc_state->port_clock / 2)
    [all...]
intel_dp.c 1815 if (pipe_config->port_clock == divisor[i].clock) {
1883 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,
1890 intel_dp_rate_select(intel_dp, port_clock);
1892 *link_bw = drm_dp_link_rate_to_bw_code(port_clock);
2033 pipe_config->port_clock = link_clock;
2155 pipe_config->port_clock = intel_dp->common_rates[limits->max_clock];
2171 pipe_config->port_clock,
2292 pipe_config->lane_count, pipe_config->port_clock,
2299 intel_dp_max_data_rate(pipe_config->port_clock,
2303 pipe_config->lane_count, pipe_config->port_clock,
    [all...]
intel_dvo.c 188 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock;
intel_crt.c 142 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock;
430 pipe_config->port_clock = 135000 * 2;
intel_dp_mst.c 63 crtc_state->port_clock = limits->max_clock;
88 crtc_state->port_clock,
intel_cdclk.c 1963 crtc_state->port_clock >= 540000 &&
1990 min_cdclk = max(crtc_state->port_clock, min_cdclk);
2200 switch (crtc_state->port_clock / 2) {
intel_display.c 255 return pipe_config->port_clock; /* SPLL */
1045 crtc_state->port_clock, refclk,
8277 if (pipe_config->port_clock == 162000 ||
8858 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
8900 !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
8934 !pnv_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
8968 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
8989 !chv_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
9010 !vlv_find_best_dpll(limit, crtc_state, crtc_state->port_clock,
9080 pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock)
11900 int port_clock; local in function:i9xx_crtc_clock_get
    [all...]
intel_hdmi.c 1841 dotclock = pipe_config->port_clock * 2 / 3;
1843 dotclock = pipe_config->port_clock;
2358 crtc_state->port_clock = intel_hdmi_port_clock(clock, bpc);
2371 if (hdmi_port_clock_valid(intel_hdmi, crtc_state->port_clock,
2374 crtc_state->port_clock);
2472 if (pipe_config->port_clock > 340000) {
icl_dsi.c 1326 pipe_config->port_clock =
1415 pipe_config->port_clock = afe_clk(encoder, pipe_config) / 5;
intel_tv.c 1123 tv_mode.clock = pipe_config->port_clock;
1211 pipe_config->port_clock = tv_mode->clock;
intel_display_types.h 938 int port_clock; member in struct:intel_crtc_state
intel_lvds.c 156 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock;
vlv_dsi.c 1212 pipe_config->port_clock = pclk;
intel_sdvo.c 1249 unsigned dotclock = pipe_config->port_clock;
1652 dotclock = pipe_config->port_clock;

Completed in 45 milliseconds