OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:power_tune_table
(Results
1 - 18
of
18
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
fiji_smumgr.h
46
struct SMU73_Discrete_PmFuses
power_tune_table
;
member in struct:fiji_smumgr
ci_smumgr.h
71
struct SMU7_Discrete_PmFuses
power_tune_table
;
member in struct:ci_smumgr
iceland_smumgr.h
65
struct SMU71_Discrete_PmFuses
power_tune_table
;
member in struct:iceland_smumgr
polaris10_smumgr.h
61
struct SMU74_Discrete_PmFuses
power_tune_table
;
member in struct:polaris10_smumgr
tonga_smumgr.h
70
struct SMU72_Discrete_PmFuses
power_tune_table
;
member in struct:tonga_smumgr
vegam_smumgr.h
70
struct SMU75_Discrete_PmFuses
power_tune_table
;
member in struct:vegam_smumgr
amdgpu_fiji_smumgr.c
580
smu_data->
power_tune_table
.SviLoadLineEn = defaults->SviLoadLineEn;
581
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->SviLoadLineVddC;
582
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
583
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
601
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
603
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
605
smu_data->
power_tune_table
.TDC_MAWt = defaults->TDC_MAWt;
624
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->TdcWaterfallCtl;
625
smu_data->
power_tune_table
.LPMLTemperatureMin =
627
smu_data->
power_tune_table
.LPMLTemperatureMax
[
all
...]
amdgpu_vegam_smumgr.c
1738
smu_data->
power_tune_table
.SviLoadLineEn = defaults->SviLoadLineEn;
1739
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->SviLoadLineVddC;
1740
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
1741
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
1755
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
1757
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
1759
smu_data->
power_tune_table
.TDC_MAWt = defaults->TDC_MAWt;
1778
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->TdcWaterfallCtl;
1779
smu_data->
power_tune_table
.LPMLTemperatureMin =
1781
smu_data->
power_tune_table
.LPMLTemperatureMax
[
all
...]
amdgpu_iceland_smumgr.c
316
smu_data->
power_tune_table
.SviLoadLineEn = defaults->svi_load_line_en;
317
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->svi_load_line_vddc;
318
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
319
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
331
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
333
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
335
smu_data->
power_tune_table
.TDC_MAWt = defaults->tdc_mawt;
354
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->tdc_waterfall_ctl;
371
smu_data->
power_tune_table
.GnbLPML[i] = 0;
379
uint16_t HiSidd = smu_data->
power_tune_table
.BapmVddCBaseLeakageHiSidd
[
all
...]
amdgpu_ci_smumgr.c
521
smu_data->
power_tune_table
.SviLoadLineEn = defaults->svi_load_line_en;
522
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->svi_load_line_vddc;
523
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
524
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
536
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
538
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
540
smu_data->
power_tune_table
.TDC_MAWt = defaults->tdc_mawt;
559
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->tdc_waterfall_ctl;
575
smu_data->
power_tune_table
.FuzzyFan_PwmSetDelta = CONVERT_FROM_HOST_TO_SMC_US(tmp);
584
uint8_t *hi_vid = smu_data->
power_tune_table
.BapmVddCVidHiSidd
[
all
...]
amdgpu_polaris10_smumgr.c
482
smu_data->
power_tune_table
.SviLoadLineEn = defaults->SviLoadLineEn;
483
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->SviLoadLineVddC;
484
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
485
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
499
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
501
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
503
smu_data->
power_tune_table
.TDC_MAWt = defaults->TDC_MAWt;
522
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->TdcWaterfallCtl;
523
smu_data->
power_tune_table
.LPMLTemperatureMin =
525
smu_data->
power_tune_table
.LPMLTemperatureMax
[
all
...]
amdgpu_tonga_smumgr.c
1884
smu_data->
power_tune_table
.SviLoadLineEn = defaults->svi_load_line_en;
1885
smu_data->
power_tune_table
.SviLoadLineVddC = defaults->svi_load_line_vddC;
1886
smu_data->
power_tune_table
.SviLoadLineTrimVddC = 3;
1887
smu_data->
power_tune_table
.SviLoadLineOffsetVddC = 0;
1905
smu_data->
power_tune_table
.TDC_VDDC_PkgLimit =
1907
smu_data->
power_tune_table
.TDC_VDDC_ThrottleReleaseLimitPerc =
1909
smu_data->
power_tune_table
.TDC_MAWt = defaults->tdc_mawt;
1930
smu_data->
power_tune_table
.TdcWaterfallCtl = defaults->tdc_waterfall_ctl;
1943
smu_data->
power_tune_table
.LPMLTemperatureScaler[i] = 0;
1959
smu_data->
power_tune_table
.FuzzyFan_PwmSetDelta
[
all
...]
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_vega10_processpptables.c
435
const ATOM_Vega10_PowerTune_Table *
power_tune_table
;
local in function:get_tdp_table
447
power_tune_table
= (const ATOM_Vega10_PowerTune_Table *)table;
448
tdp_table->usMaximumPowerDeliveryLimit = le16_to_cpu(
power_tune_table
->usSocketPowerLimit);
449
tdp_table->usTDC = le16_to_cpu(
power_tune_table
->usTdcLimit);
450
tdp_table->usEDCLimit = le16_to_cpu(
power_tune_table
->usEdcLimit);
452
le16_to_cpu(
power_tune_table
->usSoftwareShutdownTemp);
454
le16_to_cpu(
power_tune_table
->usTemperatureLimitTedge);
456
le16_to_cpu(
power_tune_table
->usTemperatureLimitHotSpot);
458
le16_to_cpu(
power_tune_table
->usTemperatureLimitLiquid1);
460
le16_to_cpu(
power_tune_table
->usTemperatureLimitLiquid2)
919
const Vega10_PPTable_Generic_SubTable_Header *
power_tune_table
=
local in function:init_powerplay_extended_tables
[
all
...]
amdgpu_processpptables.c
1291
&tune_table->
power_tune_table
,
1301
&tune_table->
power_tune_table
, 255);
/src/sys/external/bsd/drm2/dist/drm/amd/include/
pptable.h
703
ATOM_PowerTune_Table
power_tune_table
;
member in struct:_ATOM_PPLIB_POWERTUNE_Table
709
ATOM_PowerTune_Table
power_tune_table
;
member in struct:_ATOM_PPLIB_POWERTUNE_Table_V1
/src/sys/external/bsd/drm2/dist/drm/radeon/
pptable.h
662
ATOM_PowerTune_Table
power_tune_table
;
member in struct:_ATOM_PPLIB_POWERTUNE_Table
668
ATOM_PowerTune_Table
power_tune_table
;
member in struct:_ATOM_PPLIB_POWERTUNE_Table_V1
radeon_r600_dpm.c
1277
pt = &ppt->
power_tune_table
;
1283
pt = &ppt->
power_tune_table
;
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dpm.c
685
pt = &ppt->
power_tune_table
;
691
pt = &ppt->
power_tune_table
;
Completed in 82 milliseconds
Indexes created Thu Oct 02 10:09:58 GMT 2025