HomeSort by: relevance | last modified time | path
    Searched refs:x150 (Results 1 - 25 of 129) sorted by relevancy

1 2 3 4 5 6

  /src/sys/arch/hpcmips/tx/
tx39timerreg.h 39 #define TX39_TIMERCONTROL_REG 0x150
  /src/sys/arch/ia64/include/
setjmp.h 68 #define J_F27 0x150
  /src/sys/arch/mac68k/include/
psc.h 94 #define PSC_LEV5_ISR 0x150 /* level 5 interrupt status register */
  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
dm814.h 17 #define DM814_UART1_CLKCTRL DM814_CLKCTRL_INDEX(0x150)
dm816.h 17 #define DM816_UART1_CLKCTRL DM816_CLKCTRL_INDEX(0x150)
omap4.h 125 #define OMAP4_UART3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x150)
omap5.h 87 #define OMAP5_UART3_CLKCTRL OMAP5_CLKCTRL_INDEX(0x150)
dra7.h 161 #define DRA7_L4PER_UART3_CLKCTRL DRA7_L4PER_CLKCTRL_INDEX(0x150)
  /src/sys/dev/pcmcia/
if_cnwreg.h 88 #define CNW_EREG_RDP 0x150
  /src/sys/arch/arm/ixp12x0/
ixp12x0_pcireg.h 125 #define DBELL_PCI_MASK 0x150
  /src/sys/arch/arm/nvidia/
tegra124_xusbpadreg.h 116 #define XUSB_PADCTL_IOPHY_MISC_PAD_S0_CTL3_REG 0x150
  /src/sys/dev/tc/
ioasicreg.h 110 #define IOASIC_ISDN_R_DATA IOASIC_SLOT_1_START+0x150
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIDefines.h 709 ROW_NEWBCAST_FIRST= 0x150,
711 ROW_SHARE0 = 0x150,
712 ROW_SHARE_FIRST = 0x150,
  /src/sys/dev/pci/
if_xgereg.h 171 #define TTI_COMMAND_MEM TDMAB(0x150)
404 #define RMAC_PAUSE_CFG MACRB(0x150)
cs4281reg.h 106 #define CS4281_DMR0 0x150 /* DMA Engine 0 Mode Register */
  /src/tests/lib/libcurses/tests/
std_defines 63 assign KEY_SF 0x150
  /src/sys/arch/amiga/amiga/
cc_registers.h 194 #define R_SPR2_POS 0x150
  /src/sys/arch/arm/footbridge/
dc21285reg.h 257 #define DOORBELL_PCI_MASK 0x150
  /src/sys/arch/arm/s3c2xx0/
s3c2800reg.h 316 #define PCICTL_PCIBATPA2 0x150 /* address translation PCI to AHB BAR2 */
  /src/sys/arch/arm/ti/
omap2_gpmcreg.h 95 #define GPMC_CONFIG1_5 0x150
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
ppsmc.h 142 #define PPSMC_MSG_MCLKDPM_Enable ((uint16_t) 0x150)
  /src/sys/external/bsd/drm2/dist/drm/radeon/
ppsmc.h 139 #define PPSMC_MSG_MCLKDPM_Enable ((uint16_t) 0x150)
  /src/sys/arch/powerpc/include/ibm4xx/
spr.h 154 #define SPR_TSR 0x150 /* E... Timer Status Register */
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/broadcom/stingray/
stingray-pinctrl.dtsi 217 0x150 MODE_NAND /* qspi_wp_n */
  /src/lib/libcurses/
keyname.c 183 if (key == 0x150) {

Completed in 34 milliseconds

1 2 3 4 5 6