| /src/sys/external/gpl2/dts/dist/include/dt-bindings/pinctrl/ |
| omap.h | 86 #define OMAP3_UART1_RX 0x152
|
| /src/tests/lib/libcurses/tests/ |
| std_defines | 65 assign KEY_NPAGE 0x152
|
| /src/sys/arch/amiga/amiga/ |
| cc_registers.h | 195 #define R_SPR2_CTL 0x152
|
| /src/lib/libcurses/ |
| keyname.c | 191 if (key == 0x152) {
|
| curses.h | 123 #define KEY_NPAGE 0x152 /* Next Page */
|
| /src/crypto/external/bsd/heimdal/dist/lib/wind/ |
| bidi_table.c | 404 {0x1d552, 0x152},
|
| /src/crypto/external/bsd/heimdal/lib/libwind/ |
| bidi_table.c | 402 {0x1d552, 0x152},
|
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/ |
| fiji_ppsmc.h | 262 #define PPSMC_MSG_LCLKDPM_Enable ((uint16_t) 0x152)
|
| smu7_ppsmc.h | 258 #define PPSMC_MSG_LCLKDPM_Enable ((uint16_t) 0x152)
|
| tonga_ppsmc.h | 286 #define PPSMC_MSG_LCLKDPM_Enable ((uint16_t)0x152)
|
| /src/external/gpl3/binutils/dist/opcodes/ |
| sparc-opc.c | 2238 { "flcmpd", CMPFCC(0)|F3F(2, 0x36, 0x152), CMPFCC(~0)|F3F(~2, ~0x36, ~0x152), "6,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2239 { "flcmpd", CMPFCC(1)|F3F(2, 0x36, 0x152), CMPFCC(~1)|F3F(~2, ~0x36, ~0x152), "7,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2240 { "flcmpd", CMPFCC(2)|F3F(2, 0x36, 0x152), CMPFCC(~2)|F3F(~2, ~0x36, ~0x152), "8,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2241 { "flcmpd", CMPFCC(3)|F3F(2, 0x36, 0x152), CMPFCC(~3)|F3F(~2, ~0x36, ~0x152), "9,v,B", F_FLOAT, HWCAP_HPC, 0, v9d },
|
| /src/external/gpl3/binutils.old/dist/opcodes/ |
| sparc-opc.c | 2238 { "flcmpd", CMPFCC(0)|F3F(2, 0x36, 0x152), CMPFCC(~0)|F3F(~2, ~0x36, ~0x152), "6,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2239 { "flcmpd", CMPFCC(1)|F3F(2, 0x36, 0x152), CMPFCC(~1)|F3F(~2, ~0x36, ~0x152), "7,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2240 { "flcmpd", CMPFCC(2)|F3F(2, 0x36, 0x152), CMPFCC(~2)|F3F(~2, ~0x36, ~0x152), "8,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2241 { "flcmpd", CMPFCC(3)|F3F(2, 0x36, 0x152), CMPFCC(~3)|F3F(~2, ~0x36, ~0x152), "9,v,B", F_FLOAT, HWCAP_HPC, 0, v9d },
|
| /src/external/gpl3/gdb.old/dist/opcodes/ |
| sparc-opc.c | 2238 { "flcmpd", CMPFCC(0)|F3F(2, 0x36, 0x152), CMPFCC(~0)|F3F(~2, ~0x36, ~0x152), "6,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2239 { "flcmpd", CMPFCC(1)|F3F(2, 0x36, 0x152), CMPFCC(~1)|F3F(~2, ~0x36, ~0x152), "7,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2240 { "flcmpd", CMPFCC(2)|F3F(2, 0x36, 0x152), CMPFCC(~2)|F3F(~2, ~0x36, ~0x152), "8,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2241 { "flcmpd", CMPFCC(3)|F3F(2, 0x36, 0x152), CMPFCC(~3)|F3F(~2, ~0x36, ~0x152), "9,v,B", F_FLOAT, HWCAP_HPC, 0, v9d },
|
| /src/external/gpl3/gdb/dist/opcodes/ |
| sparc-opc.c | 2238 { "flcmpd", CMPFCC(0)|F3F(2, 0x36, 0x152), CMPFCC(~0)|F3F(~2, ~0x36, ~0x152), "6,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2239 { "flcmpd", CMPFCC(1)|F3F(2, 0x36, 0x152), CMPFCC(~1)|F3F(~2, ~0x36, ~0x152), "7,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2240 { "flcmpd", CMPFCC(2)|F3F(2, 0x36, 0x152), CMPFCC(~2)|F3F(~2, ~0x36, ~0x152), "8,v,B", F_FLOAT, HWCAP_HPC, 0, v9d }, 2241 { "flcmpd", CMPFCC(3)|F3F(2, 0x36, 0x152), CMPFCC(~3)|F3F(~2, ~0x36, ~0x152), "9,v,B", F_FLOAT, HWCAP_HPC, 0, v9d },
|
| /src/external/bsd/openldap/dist/libraries/libldap/ |
| t61.c | 108 0x141, 0x0d8, 0x152, 0x0ba, 0x0de, 0x166, 0x14a, 0x149,
|
| /src/crypto/external/bsd/heimdal/dist/lib/hx509/ref/ |
| pkcs11.h | 631 #define CKM_DES_CFB64 (0x152)
|
| /src/external/gpl3/gdb.old/dist/sim/msp430/ |
| msp430-sim.c | 668 case 0x152:
|
| /src/external/gpl3/gdb/dist/sim/msp430/ |
| msp430-sim.c | 668 case 0x152:
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| amdgpu_si_dpm.c | 243 { 0x152, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND }, 244 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 530 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND }, 531 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 1054 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND }, 1055 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_si_dpm.c | 150 { 0x152, 0x0001fffe, 1, 0x8, SISLANDS_CACCONFIG_CGIND }, 151 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 435 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND }, 436 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND }, 959 { 0x152, 0x0001fffe, 1, 0x5, SISLANDS_CACCONFIG_CGIND }, 960 { 0x152, 0x00000001, 0, 0x1, SISLANDS_CACCONFIG_CGIND },
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/ |
| gmc_7_1_d.h | 1239 #define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1 0x152
|
| gmc_8_1_d.h | 1343 #define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1 0x152
|
| /src/sys/dev/microcode/aic7xxx/ |
| aic79xx_reg.h | 2182 ahd_print_register(NULL, 0, "CMDSIZE_TABLE", 0x152, regvalue, cur_col, wrap) 3629 #define CMDSIZE_TABLE 0x152
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/ |
| gfx_7_2_enum.h | 1481 SC_SC_SPI_DEALLOC_2_2 = 0x152, 3593 #define SQ_V_MIN3_I32 0x152
|
| gfx_8_0_enum.h | 466 CB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_2TO2__1BLOCK_2TO1= 0x152, 1666 SC_SC_SPI_DEALLOC_2_2 = 0x152,
|