Searched refs:PIPE_CONTROL_DEPTH_CACHE_FLUSH (Results 1 - 25 of 37) sorted by relevance

12

/xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/
H A Dbrw_pipe_control.h65 PIPE_CONTROL_DEPTH_CACHE_FLUSH = (1 << 24), enumerator in enum:pipe_control_flags
69 (PIPE_CONTROL_DEPTH_CACHE_FLUSH | PIPE_CONTROL_DATA_CACHE_FLUSH | \
H A Dgen8_depth_state.c152 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
166 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A DgenX_pipe_control.c161 PIPE_CONTROL_DEPTH_CACHE_FLUSH)));
180 if (GEN_VERSIONx10 < 75 && (flags & PIPE_CONTROL_DEPTH_CACHE_FLUSH)) {
360 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
448 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
480 pc.DepthCacheFlushEnable = flags & PIPE_CONTROL_DEPTH_CACHE_FLUSH;
H A Dbrw_pipe_control.c106 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_CACHE_FLUSH);
362 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dbrw_misc_state.c533 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
694 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dintel_tex.c313 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dbrw_blorp.c1619 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
1644 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
1677 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
1694 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
/xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/
H A Dbrw_pipe_control.h65 PIPE_CONTROL_DEPTH_CACHE_FLUSH = (1 << 24), enumerator in enum:pipe_control_flags
69 (PIPE_CONTROL_DEPTH_CACHE_FLUSH | PIPE_CONTROL_DATA_CACHE_FLUSH | \
H A Dgfx8_depth_state.c152 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
166 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A DgenX_pipe_control.c163 PIPE_CONTROL_DEPTH_CACHE_FLUSH)));
182 if (GFX_VERx10 < 75 && (flags & PIPE_CONTROL_DEPTH_CACHE_FLUSH)) {
364 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
452 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
484 pc.DepthCacheFlushEnable = flags & PIPE_CONTROL_DEPTH_CACHE_FLUSH;
H A Dbrw_pipe_control.c106 brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_CACHE_FLUSH);
366 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dbrw_misc_state.c532 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
783 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/
H A Dcrocus_pipe_control.c131 crocus_emit_pipe_control_flush(batch, "depth stall", PIPE_CONTROL_DEPTH_CACHE_FLUSH);
219 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
286 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
312 (flags == 1 ? PIPE_CONTROL_DEPTH_CACHE_FLUSH : 0) |
H A Dcrocus_fine_fence.c76 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dcrocus_resolve.c421 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
669 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
674 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
724 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Dcrocus_context.h258 PIPE_CONTROL_DEPTH_CACHE_FLUSH = (1 << 24), enumerator in enum:pipe_control_flags
263 (PIPE_CONTROL_DEPTH_CACHE_FLUSH | \
H A Dcrocus_monitor.c126 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/
H A Diris_pipe_control.c192 [IRIS_DOMAIN_DEPTH_WRITE] = PIPE_CONTROL_DEPTH_CACHE_FLUSH,
200 [IRIS_DOMAIN_DEPTH_WRITE] = PIPE_CONTROL_DEPTH_CACHE_FLUSH,
297 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
318 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Diris_fine_fence.c70 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Diris_context.h338 PIPE_CONTROL_DEPTH_CACHE_FLUSH = (1 << 24), enumerator in enum:pipe_control_flags
344 (PIPE_CONTROL_DEPTH_CACHE_FLUSH | \
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dsna_reg.h81 #define PIPE_CONTROL_DEPTH_CACHE_FLUSH (1 << 0) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dsna_reg.h81 #define PIPE_CONTROL_DEPTH_CACHE_FLUSH (1 << 0) macro
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/
H A Diris_pipe_control.c159 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
H A Diris_context.h216 PIPE_CONTROL_DEPTH_CACHE_FLUSH = (1 << 24), enumerator in enum:pipe_control_flags
220 (PIPE_CONTROL_DEPTH_CACHE_FLUSH | \
H A Diris_resolve.c342 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
625 PIPE_CONTROL_DEPTH_CACHE_FLUSH |
662 PIPE_CONTROL_DEPTH_CACHE_FLUSH |

Completed in 28 milliseconds

12