Searched refs:REG_Z (Results 1 - 4 of 4) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/uxa/
H A Di915_3d.h302 #define REG_Z(reg) (((reg) >> Z_CHANNEL_SHIFT) & REG_CHANNEL_MASK) macro
412 i915_get_hardware_channel_val(REG_Z(operand0), \
427 OUT_BATCH(i915_get_hardware_channel_val(REG_Z(operand1), \
442 i915_get_hardware_channel_val(REG_Z(operand2), \
465 i915_get_hardware_channel_val(REG_Z(operand0), \
480 OUT_BATCH(i915_get_hardware_channel_val(REG_Z(operand1), \
495 i915_get_hardware_channel_val(REG_Z(operand2), \
/xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
H A Di915_3d.h302 #define REG_Z(reg) (((reg) >> Z_CHANNEL_SHIFT) & REG_CHANNEL_MASK) macro
412 i915_get_hardware_channel_val(REG_Z(operand0), \
427 OUT_BATCH(i915_get_hardware_channel_val(REG_Z(operand1), \
442 i915_get_hardware_channel_val(REG_Z(operand2), \
465 i915_get_hardware_channel_val(REG_Z(operand0), \
480 OUT_BATCH(i915_get_hardware_channel_val(REG_Z(operand1), \
495 i915_get_hardware_channel_val(REG_Z(operand2), \
/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen3_render.h1149 #define REG_Z(reg) (((reg) >> Z_CHANNEL_SHIFT) & REG_CHANNEL_MASK) macro
1259 gen3_get_hardware_channel_val(REG_Z(operand0), \
1274 OUT_BATCH(gen3_get_hardware_channel_val(REG_Z(operand1), \
1289 gen3_get_hardware_channel_val(REG_Z(operand2), \
1312 gen3_get_hardware_channel_val(REG_Z(operand0), \
1327 OUT_BATCH(gen3_get_hardware_channel_val(REG_Z(operand1), \
1342 gen3_get_hardware_channel_val(REG_Z(operand2), \
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen3_render.h1149 #define REG_Z(reg) (((reg) >> Z_CHANNEL_SHIFT) & REG_CHANNEL_MASK) macro
1259 gen3_get_hardware_channel_val(REG_Z(operand0), \
1274 OUT_BATCH(gen3_get_hardware_channel_val(REG_Z(operand1), \
1289 gen3_get_hardware_channel_val(REG_Z(operand2), \
1312 gen3_get_hardware_channel_val(REG_Z(operand0), \
1327 OUT_BATCH(gen3_get_hardware_channel_val(REG_Z(operand1), \
1342 gen3_get_hardware_channel_val(REG_Z(operand2), \

Completed in 43 milliseconds