| /xsrc/external/mit/MesaLib/dist/src/gallium/tools/ |
| addr2line.sh | 14 echo "$bin" > "$dir/$i.addrs.bin" 16 echo "$addr" >> "$dir/$i.addrs" 20 for i in "$dir"/*.addrs; do
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/tools/ |
| addr2line.sh | 14 echo "$bin" > "$dir/$i.addrs.bin" 16 echo "$addr" >> "$dir/$i.addrs" 20 for i in "$dir"/*.addrs; do
|
| /xsrc/external/mit/MesaLib/dist/src/amd/compiler/tests/ |
| test_insert_nops.cpp | 34 void create_mimg(bool nsa, unsigned addrs, unsigned instr_dwords) 37 aco_opcode::image_sample, Format::MIMG, 3 + addrs, 1)}; 42 for (unsigned i = 0; i < addrs; i++)
|
| /xsrc/external/mit/MesaLib/dist/src/amd/llvm/ |
| ac_shader_abi.h | 68 void (*emit_vertex)(struct ac_shader_abi *abi, unsigned stream, LLVMValueRef *addrs); 73 LLVMValueRef vertexidx, LLVMValueRef *addrs);
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/common/ |
| ac_shader_abi.h | 93 LLVMValueRef *addrs); 97 LLVMValueRef *addrs);
|
| /xsrc/external/mit/MesaLib/dist/src/intel/vulkan/ |
| genX_blorp_exec.c | 202 const struct blorp_address *addrs, 210 .bo = addrs[i].buffer, 211 .offset = addrs[i].offset,
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/nv50/ |
| nv50_vbo.c | 208 uint64_t addrs[], uint32_t limits[]) 223 addrs[b] = nouveau_scratch_data(&nv50->base, vb->buffer.user, base, size, 225 if (addrs[b]) 290 uint64_t addrs[PIPE_MAX_ATTRIBS]; local 362 nv50_upload_user_buffers(nv50, addrs, limits); 380 address = addrs[b] + ve->pipe.src_offset; 381 limit = addrs[b] + limits[b];
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/nv50/ |
| nv50_vbo.c | 215 uint64_t addrs[], uint32_t limits[]) 230 addrs[b] = nouveau_scratch_data(&nv50->base, vb->buffer.user, base, size, 232 if (addrs[b]) 297 uint64_t addrs[PIPE_MAX_ATTRIBS]; local 369 nv50_upload_user_buffers(nv50, addrs, limits); 387 address = addrs[b] + ve->pipe.src_offset; 388 limit = addrs[b] + limits[b];
|
| /xsrc/external/mit/xdm/dist/xdm/ |
| auth.c | 626 static struct addrList *addrs; variable in typeref:struct:addrList 631 addrs = NULL; 638 for (a = addrs; a; a = n) { 644 addrs = NULL; 693 new->next = addrs; 694 addrs = new; 702 for (a = addrs; a; a = a->next) {
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/ |
| iris_blorp.c | 209 const struct blorp_address *addrs, 219 struct iris_bo *bo = addrs[i].buffer;
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/ |
| iris_blorp.c | 201 const struct blorp_address *addrs, 209 struct iris_bo *bo = addrs[i].buffer;
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/ |
| genX_blorp_exec.c | 205 const struct blorp_address *addrs, 213 struct brw_bo *bo = addrs[i].buffer;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/ |
| si_shader_llvm_gs.c | 140 LLVMValueRef *addrs = abi->outputs; local 171 LLVMValueRef out_val = LLVMBuildLoad(ctx->ac.builder, addrs[4 * i + chan], ""); 227 static void si_llvm_emit_vertex(struct ac_shader_abi *abi, unsigned stream, LLVMValueRef *addrs) 232 gfx10_ngg_gs_emit_vertex(ctx, stream, addrs); 273 LLVMValueRef out_val = LLVMBuildLoad(ctx->ac.builder, addrs[4 * i + chan], "");
|
| si_shader_internal.h | 191 void gfx10_ngg_gs_emit_vertex(struct si_shader_context *ctx, unsigned stream, LLVMValueRef *addrs);
|
| si_shader_llvm_ps.c | 496 LLVMValueRef *addrs = abi->outputs; local 508 depth = LLVMBuildLoad(builder, addrs[4 * i + 0], ""); 511 stencil = LLVMBuildLoad(builder, addrs[4 * i + 0], ""); 514 samplemask = LLVMBuildLoad(builder, addrs[4 * i + 0], ""); 521 LLVMValueRef ptr = addrs[4 * i + j];
|
| gfx10_shader_ngg.c | 823 LLVMValueRef *addrs = abi->outputs; local 846 LLVMBuildStore(builder, LLVMGetUndef(ctx->ac.f32), addrs[4 * i + j]); 852 position[j] = LLVMBuildLoad(ctx->ac.builder, addrs[4 * i + j], ""); 1085 builder, ac_to_integer(&ctx->ac, LLVMBuildLoad(builder, addrs[4 * pos_index + chan], "")), 1297 LLVMValueRef *addrs = abi->outputs; local 1319 tmp2 = LLVMBuildLoad(builder, addrs[4 * i + j], ""); 1327 LLVMValueRef edgeflag = LLVMBuildLoad(builder, addrs[4 * i], ""); 1493 outputs[i].values[j] = LLVMBuildLoad(builder, addrs[4 * i + j], ""); 1623 void gfx10_ngg_gs_emit_vertex(struct si_shader_context *ctx, unsigned stream, LLVMValueRef *addrs) 1653 LLVMValueRef out_val = LLVMBuildLoad(builder, addrs[4 * i + chan], "") [all...] |
| /xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/ |
| genX_blorp_exec.c | 222 UNUSED const struct blorp_address *addrs, 231 struct brw_bo *bo = addrs[i].buffer;
|
| /xsrc/external/mit/xf86-video-nv/dist/src/ |
| g80_output.c | 248 const CARD32 addrs[G80_NUM_I2C_PORTS] = { local 252 return addrs[port];
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/ |
| si_shader_internal.h | 80 LLVMValueRef addrs[RADEON_LLVM_MAX_ADDRS][TGSI_NUM_CHANNELS]; member in struct:si_shader_context
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/ |
| genX_blorp_exec.c | 169 const struct blorp_address *addrs,
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/blorp/ |
| blorp_genX_exec.h | 64 const struct blorp_address *addrs, 346 struct blorp_address addrs[2] = {}; local 348 blorp_emit_vertex_data(batch, params, &addrs[0], &size); 349 blorp_fill_vertex_buffer_state(batch, vb, 0, addrs[0], size, 352 blorp_emit_input_varying_data(batch, params, &addrs[1], &size); 353 blorp_fill_vertex_buffer_state(batch, vb, 1, addrs[1], size, 0); 355 blorp_vf_invalidate_for_vb_48b_transitions(batch, addrs, num_vbs);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/ |
| crocus_blorp.c | 221 const struct blorp_address *addrs,
|
| /xsrc/external/mit/MesaLib/dist/src/intel/blorp/ |
| blorp_genX_exec.h | 76 const struct blorp_address *addrs, 403 struct blorp_address addrs[2] = {}; local 405 blorp_emit_vertex_data(batch, params, &addrs[0], &sizes[0]); 406 blorp_fill_vertex_buffer_state(vb, 0, addrs[0], sizes[0], 409 blorp_emit_input_varying_data(batch, params, &addrs[1], &sizes[1]); 410 blorp_fill_vertex_buffer_state(vb, 1, addrs[1], sizes[1], 0); 412 blorp_vf_invalidate_for_vb_48b_transitions(batch, addrs, sizes, num_vbs);
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/.gitlab-ci/traces/ |
| afuc_test.asm | 37 ; move hi/lo of SQE fw addrs to registers:
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/decode/ |
| cffdec.c | 1538 uint32_t *addrs = contents; local 1545 void *ptr = hostptr(addrs[i]); 1546 printf("%s%2d: %08x\n", levels[level + 1], i, addrs[i]); 1548 printf("base=%08x\n", (uint32_t)gpubaseaddr(addrs[i])); 1549 dump_hex(ptr, hostlen(addrs[i]) / 4, level + 1);
|