| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/sb/ |
| H A D | sb_shader.cpp | 62 void shader::add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, argument 65 while (comp_mask) { 66 if (comp_mask & 1) { 80 comp_mask >>= 1; 197 void shader::add_input(unsigned gpr, bool preloaded, unsigned comp_mask) { argument 203 i.comp_mask = comp_mask; 206 add_pinned_gpr_values(root->dst, gpr, comp_mask, true); 224 add_pinned_gpr_values(cf->dst, gpr, I->comp_mask, false); 226 add_pinned_gpr_values(cf->src, gpr, I->comp_mask, tru 391 add_gpr_array(unsigned gpr_start,unsigned gpr_count,unsigned comp_mask) argument [all...] |
| H A D | sb_shader.h | 40 unsigned comp_mask; member in struct:r600_sb::shader_input 331 void add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, bool src); 336 unsigned comp_mask); 344 unsigned comp_mask = 0xF);
|
| H A D | sb_bc_parser.cpp | 135 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); 147 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); 839 if (c->bc.comp_mask & (1 << s)) 848 if (c->bc.comp_mask & (1 << s))
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/sb/ |
| H A D | sb_shader.cpp | 62 void shader::add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, argument 65 while (comp_mask) { 66 if (comp_mask & 1) { 80 comp_mask >>= 1; 197 void shader::add_input(unsigned gpr, bool preloaded, unsigned comp_mask) { argument 203 i.comp_mask = comp_mask; 206 add_pinned_gpr_values(root->dst, gpr, comp_mask, true); 224 add_pinned_gpr_values(cf->dst, gpr, I->comp_mask, false); 226 add_pinned_gpr_values(cf->src, gpr, I->comp_mask, tru 391 add_gpr_array(unsigned gpr_start,unsigned gpr_count,unsigned comp_mask) argument [all...] |
| H A D | sb_shader.h | 40 unsigned comp_mask; member in struct:r600_sb::shader_input 331 void add_pinned_gpr_values(vvec& vec, unsigned gpr, unsigned comp_mask, bool src); 336 unsigned comp_mask); 344 unsigned comp_mask = 0xF);
|
| H A D | sb_bc_parser.cpp | 135 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); 147 sh->add_gpr_array(a.gpr_start, a.gpr_count, a.comp_mask); 851 if (c->bc.comp_mask & (1 << s)) 860 if (c->bc.comp_mask & (1 << s))
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/sfn/ |
| H A D | sfn_instruction_export.h | 117 int array_base, int comp_mask, int out_buffer, 123 int comp_mask() const { return m_writemask;} function in class:r600::StreamOutIntruction
|
| H A D | sfn_instruction_gds.cpp | 90 int burst_count, int comp_mask, int element_size, bool ack): 99 m_comp_mask(comp_mask), 87 RatInstruction(ECFOpCode cf_opcode,ERatOp rat_op,const GPRVector & data,const GPRVector & index,int rat_id,const PValue & rat_id_offset,int burst_count,int comp_mask,int element_size,bool ack) argument
|
| H A D | sfn_instruction_gds.h | 153 int burst_count, int comp_mask, int element_size, 165 int comp_mask() const {return m_comp_mask;} function in class:r600::RatInstruction
|
| H A D | sfn_instruction_export.cpp | 196 int array_base, int comp_mask, int out_buffer, 203 m_writemask(comp_mask), 195 StreamOutIntruction(const GPRVector & value,int num_components,int array_base,int comp_mask,int out_buffer,int stream) argument
|
| H A D | sfn_value_gpr.h | 126 GPRArray(int base, int size, int comp_mask, int frac);
|
| H A D | sfn_ir_to_assembly.cpp | 595 output.comp_mask = so_instr.comp_mask(); 617 output.comp_mask = 0xf; 818 cf.comp_mask = instr.write_mask(); 1057 cf->output.comp_mask = instr.comp_mask();
|
| /xsrc/external/mit/MesaLib/dist/src/compiler/nir/ |
| H A D | nir_gather_xfb_info.c | 137 uint8_t comp_mask = ((1 << comp_slots) - 1) << var->data.location_frac; local in function:add_var_xfb_outputs 144 while (comp_mask) { 150 output->component_mask = comp_mask & 0xf; 155 comp_mask >>= 4;
|
| /xsrc/external/mit/MesaLib.old/dist/src/compiler/nir/ |
| H A D | nir_gather_xfb_info.c | 137 uint8_t comp_mask = ((1 << comp_slots) - 1) << var->data.location_frac; local in function:add_var_xfb_outputs 144 while (comp_mask) { 150 output->component_mask = comp_mask & 0xf; 155 comp_mask >>= 4;
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/ |
| H A D | r600_shader.h | 163 unsigned comp_mask; member in struct:r600_shader_array
|
| H A D | eg_asm.c | 114 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | 132 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | 173 output->comp_mask = G_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(word1);
|
| H A D | r600_asm.h | 156 unsigned comp_mask; member in struct:r600_bytecode_output
|
| /xsrc/external/mit/MesaLib/dist/src/panfrost/midgard/ |
| H A D | midgard_print.c | 122 unsigned comp_mask = effective_writemask(ins->op, ins->mask); local in function:mir_print_embedded_constant 123 unsigned num_comp = util_bitcount(comp_mask); 133 if (!(comp_mask & (1 << comp)))
|
| H A D | disassemble.c | 558 unsigned comp_mask, num_comp = 0; local in function:print_vector_constants 563 comp_mask = effective_writemask(alu->op, condense_writemask(alu->mask, bits)); 564 num_comp = util_bitcount(comp_mask); 570 if (!(comp_mask & (1 << i))) continue; 854 unsigned comp_mask = condense_writemask(mask, bits_for_mode(mode)); local in function:print_vector_field 855 unsigned num_comp = util_bitcount(comp_mask);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/ |
| H A D | r600_shader.h | 166 unsigned comp_mask; member in struct:r600_shader_array
|
| H A D | eg_asm.c | 114 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | 132 S_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(cf->output.comp_mask) | 173 output->comp_mask = G_SQ_CF_ALLOC_EXPORT_WORD1_BUF_COMP_MASK(word1);
|
| H A D | r600_asm.h | 160 unsigned comp_mask; member in struct:r600_bytecode_output
|
| H A D | r600_dump.c | 146 PRINT_UINT_ARRAY_ELM(arrays, comp_mask);
|
| /xsrc/external/mit/xf86-video-ati/dist/src/ |
| H A D | r600_shader.h | 179 #define CF_ALLOC_IMP_EXP_DWORD1_BUF(array_size, comp_mask, el, bc, eop, vpm, cf_inst, wqm, b) \ 180 cpu_to_le32((((array_size) << 0) | ((comp_mask) << 12) | ((el) << 16) | ((bc) << 17) | \
|
| /xsrc/external/mit/xf86-video-ati-kms/dist/src/ |
| H A D | r600_shader.h | 179 #define CF_ALLOC_IMP_EXP_DWORD1_BUF(array_size, comp_mask, el, bc, eop, vpm, cf_inst, wqm, b) \ 180 cpu_to_le32((((array_size) << 0) | ((comp_mask) << 12) | ((el) << 16) | ((bc) << 17) | \
|