HomeSort by: relevance | last modified time | path
    Searched refs:compression_control (Results 1 - 24 of 24) sorted by relevancy

  /xsrc/external/mit/xf86-video-intel/dist/src/sna/brw/
brw_eu.c 82 enum brw_compression compression_control)
84 p->compressed = (compression_control == BRW_COMPRESSION_COMPRESSED);
90 switch (compression_control) {
95 p->current->header.compression_control = GEN6_COMPRESSION_1Q;
99 p->current->header.compression_control = GEN6_COMPRESSION_2Q;
105 p->current->header.compression_control = GEN6_COMPRESSION_1H;
109 p->current->header.compression_control = GEN6_COMPRESSION_1H;
113 p->current->header.compression_control = compression_control;
brw_eu_emit.c 734 insn->header.compression_control = BRW_COMPRESSION_NONE;
767 assert(insn->header.compression_control == BRW_COMPRESSION_NONE);
917 insn->header.compression_control = BRW_COMPRESSION_NONE;
962 insn->header.compression_control = BRW_COMPRESSION_NONE;
995 insn->header.compression_control = BRW_COMPRESSION_NONE;
1013 insn->header.compression_control = BRW_COMPRESSION_NONE;
1025 insn->header.compression_control = BRW_COMPRESSION_NONE;
1062 insn->header.compression_control = BRW_COMPRESSION_NONE;
1122 insn->header.compression_control = BRW_COMPRESSION_NONE;
1187 insn->header.compression_control = 0
    [all...]
brw_disasm.c 807 int qtr_ctl = inst->header.compression_control;
1081 if (inst->header.compression_control == BRW_COMPRESSION_COMPRESSED &&
1088 inst->header.compression_control, &space);
brw_wm.c 198 insn->header.compression_control = BRW_COMPRESSION_NONE;
brw_eu.h 529 unsigned compression_control:2; /* gen6: quater control */ member in struct:brw_instruction::__anon7041
2039 insn->header.compression_control = BRW_COMPRESSION_NONE;
  /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/brw/
brw_eu.c 82 enum brw_compression compression_control)
84 p->compressed = (compression_control == BRW_COMPRESSION_COMPRESSED);
90 switch (compression_control) {
95 p->current->header.compression_control = GEN6_COMPRESSION_1Q;
99 p->current->header.compression_control = GEN6_COMPRESSION_2Q;
105 p->current->header.compression_control = GEN6_COMPRESSION_1H;
109 p->current->header.compression_control = GEN6_COMPRESSION_1H;
113 p->current->header.compression_control = compression_control;
brw_eu_emit.c 734 insn->header.compression_control = BRW_COMPRESSION_NONE;
767 assert(insn->header.compression_control == BRW_COMPRESSION_NONE);
917 insn->header.compression_control = BRW_COMPRESSION_NONE;
962 insn->header.compression_control = BRW_COMPRESSION_NONE;
995 insn->header.compression_control = BRW_COMPRESSION_NONE;
1013 insn->header.compression_control = BRW_COMPRESSION_NONE;
1025 insn->header.compression_control = BRW_COMPRESSION_NONE;
1062 insn->header.compression_control = BRW_COMPRESSION_NONE;
1122 insn->header.compression_control = BRW_COMPRESSION_NONE;
1187 insn->header.compression_control = 0
    [all...]
brw_disasm.c 807 int qtr_ctl = inst->header.compression_control;
1081 if (inst->header.compression_control == BRW_COMPRESSION_COMPRESSED &&
1088 inst->header.compression_control, &space);
brw_wm.c 198 insn->header.compression_control = BRW_COMPRESSION_NONE;
brw_eu.h 529 unsigned compression_control:2; /* gen6: quater control */ member in struct:brw_instruction::__anon7911
2039 insn->header.compression_control = BRW_COMPRESSION_NONE;
  /xsrc/external/mit/MesaLib/dist/src/intel/tools/
i965_asm.h 69 unsigned compression_control:2; member in struct:options
  /xsrc/external/mit/MesaLib/dist/src/intel/compiler/
brw_eu.cpp 185 enum brw_compression compression_control)
187 switch (compression_control) {
210 (compression_control == BRW_COMPRESSION_COMPRESSED);
  /xsrc/external/mit/MesaLib.old/dist/src/intel/compiler/
brw_eu.c 176 enum brw_compression compression_control)
178 switch (compression_control) {
201 (compression_control == BRW_COMPRESSION_COMPRESSED);
  /xsrc/external/mit/xf86-video-intel/dist/src/sna/
gen8_eu.c 866 enum brw_compression compression_control)
870 p->compressed = compression_control == BRW_COMPRESSION_COMPRESSED;
872 switch (compression_control) {
gen4_render.h 2177 unsigned int compression_control:2; member in struct:gen4_instruction::__anon7170
gen5_render.h 2257 unsigned int compression_control:2; member in struct:gen5_instruction::__anon7356
  /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
gen8_eu.c 866 enum brw_compression compression_control)
870 p->compressed = compression_control == BRW_COMPRESSION_COMPRESSED;
872 switch (compression_control) {
gen4_render.h 2177 unsigned int compression_control:2; member in struct:gen4_instruction::__anon8040
gen5_render.h 2257 unsigned int compression_control:2; member in struct:gen5_instruction::__anon8226
  /xsrc/external/mit/xf86-video-intel/dist/src/uxa/
brw_structs.h 1114 unsigned int compression_control:2; member in struct:brw_instruction::__anon7606
  /xsrc/external/mit/xf86-video-intel/dist/xvmc/
brw_structs.h 1114 unsigned int compression_control:2; member in struct:brw_instruction::__anon7773
  /xsrc/external/mit/xf86-video-intel-2014/dist/src/uxa/
brw_structs.h 1114 unsigned int compression_control:2; member in struct:brw_instruction::__anon8460
  /xsrc/external/mit/xf86-video-intel-2014/dist/xvmc/
brw_structs.h 1114 unsigned int compression_control:2; member in struct:brw_instruction::__anon8622
  /xsrc/external/mit/xf86-video-intel-old/dist/src/
brw_structs.h 1109 unsigned int compression_control:2; member in struct:brw_instruction::__anon8813

Completed in 65 milliseconds