| /xsrc/external/mit/xf86-video-ati/dist/src/ |
| H A D | r600_shader.h | 249 #define R6xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 251 ((fm) << 5) | ((omod) << 6) | ((alu_inst) << 8) | ((bs) << 18) | ((dst_gpr) << 21) | \ 253 #define R7xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 255 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 259 #define ALU_DWORD1_OP2(chipfamily, s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 261 R6xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) : \ 262 R7xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp)) 263 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 265 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 309 #define VTX_DWORD1_GPR(dst_gpr, d [all...] |
| H A D | cayman_shader.h | 189 #define ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 191 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 194 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 196 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 239 #define VTX_DWORD1_GPR(dst_gpr, dr, dsx, dsy, dsz, dsw, ucf, data_format, nfa, fca, sma) \ 240 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \ 271 #define TEX_DWORD1(dst_gpr, dr, dsx, dsy, dsz, dsw, lod_bias, ctx, cty, ctz, ctw) \ 272 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \
|
| H A D | evergreen_shader.h | 192 #define ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 194 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 197 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 199 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 240 #define VTX_DWORD1_GPR(dst_gpr, dr, dsx, dsy, dsz, dsw, ucf, data_format, nfa, fca, sma) \ 241 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \ 272 #define TEX_DWORD1(dst_gpr, dr, dsx, dsy, dsz, dsw, lod_bias, ctx, cty, ctz, ctw) \ 273 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \
|
| /xsrc/external/mit/xf86-video-ati-kms/dist/src/ |
| H A D | r600_shader.h | 249 #define R6xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 251 ((fm) << 5) | ((omod) << 6) | ((alu_inst) << 8) | ((bs) << 18) | ((dst_gpr) << 21) | \ 253 #define R7xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 255 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 259 #define ALU_DWORD1_OP2(chipfamily, s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 261 R6xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, fm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) : \ 262 R7xx_ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp)) 263 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 265 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 309 #define VTX_DWORD1_GPR(dst_gpr, d [all...] |
| H A D | cayman_shader.h | 189 #define ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 191 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 194 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 196 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 239 #define VTX_DWORD1_GPR(dst_gpr, dr, dsx, dsy, dsz, dsw, ucf, data_format, nfa, fca, sma) \ 240 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \ 271 #define TEX_DWORD1(dst_gpr, dr, dsx, dsy, dsz, dsw, lod_bias, ctx, cty, ctz, ctw) \ 272 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \
|
| H A D | evergreen_shader.h | 192 #define ALU_DWORD1_OP2(s0a, s1a, uem, up, wm, omod, alu_inst, bs, dst_gpr, dr, de, clamp) \ 194 ((omod) << 5) | ((alu_inst) << 7) | ((bs) << 18) | ((dst_gpr) << 21) | \ 197 #define ALU_DWORD1_OP3(src2_sel, s2r, s2e, s2n, alu_inst, bs, dst_gpr, dr, de, clamp) \ 199 ((alu_inst) << 13) | ((bs) << 18) | ((dst_gpr) << 21) | ((dr) << 28) | \ 240 #define VTX_DWORD1_GPR(dst_gpr, dr, dsx, dsy, dsz, dsw, ucf, data_format, nfa, fca, sma) \ 241 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \ 272 #define TEX_DWORD1(dst_gpr, dr, dsx, dsy, dsz, dsw, lod_bias, ctx, cty, ctz, ctw) \ 273 cpu_to_le32((((dst_gpr) << 0) | ((dr) << 7) | ((dsx) << 9) | ((dsy) << 12) | ((dsz) << 15) | ((dsw) << 18) | \
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/ |
| H A D | r600_asm.h | 74 unsigned dst_gpr; member in struct:r600_bytecode_tex 106 unsigned dst_gpr; member in struct:r600_bytecode_vtx 141 unsigned dst_gpr; member in struct:r600_bytecode_gds
|
| H A D | r700_asm.c | 146 bc->bytecode[id++] = S_SQ_MEM_RD_WORD1_DST_GPR(mem->dst_gpr) |
|
| H A D | r600_asm.c | 1418 bc->ngpr = MAX2(bc->ngpr, vtx->dst_gpr + 1); 1453 if (ttex->dst_gpr == ntex->src_gpr) { 1477 if (ntex->dst_gpr >= bc->ngpr) { 1478 bc->ngpr = ntex->dst_gpr + 1; 1567 S_SQ_VTX_WORD1_GPR_DST_GPR(vtx->dst_gpr); 1592 bc->bytecode[id++] = S_SQ_TEX_WORD1_DST_GPR(tex->dst_gpr) | 2317 o += fprintf(stderr, "R%d.", tex->dst_gpr); 2365 o += fprintf(stderr, "R%d.", vtx->dst_gpr); 2421 o += fprintf(stderr, "R%d.", gds->dst_gpr); 2715 vtx.dst_gpr [all...] |
| H A D | eg_asm.c | 243 bc->bytecode[id++] = S_SQ_MEM_GDS_WORD1_DST_GPR(gds->dst_gpr) |
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/ |
| H A D | r600_asm.h | 78 unsigned dst_gpr; member in struct:r600_bytecode_tex 110 unsigned dst_gpr; member in struct:r600_bytecode_vtx 145 unsigned dst_gpr; member in struct:r600_bytecode_gds
|
| H A D | r700_asm.c | 146 bc->bytecode[id++] = S_SQ_MEM_RD_WORD1_DST_GPR(mem->dst_gpr) |
|
| H A D | r600_asm.c | 1423 bc->ngpr = MAX2(bc->ngpr, vtx->dst_gpr + 1); 1458 if (ttex->dst_gpr == ntex->src_gpr && 1484 if (ntex->dst_gpr >= bc->ngpr) { 1485 bc->ngpr = ntex->dst_gpr + 1; 1574 S_SQ_VTX_WORD1_GPR_DST_GPR(vtx->dst_gpr); 1599 bc->bytecode[id++] = S_SQ_TEX_WORD1_DST_GPR(tex->dst_gpr) | 2324 o += fprintf(stderr, "R%d.", tex->dst_gpr); 2372 o += fprintf(stderr, "R%d.", vtx->dst_gpr); 2428 o += fprintf(stderr, "R%d.", gds->dst_gpr); 2723 vtx.dst_gpr [all...] |
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/r600/sb/ |
| H A D | sb_bc_builder.cpp | 428 .DST_GPR(bc.dst_gpr) 446 .MOVA_DST(bc.dst_gpr) 475 .DST_GPR(bc.dst_gpr) 491 .DST_GPR(bc.dst_gpr) 543 .DST_GPR(bc.dst_gpr) 586 .DST_GPR(bc.dst_gpr) 651 .DST_GPR(bc.dst_gpr) 726 .DST_GPR(bc.dst_gpr)
|
| H A D | sb_bc_decoder.cpp | 352 bc.dst_gpr = w1.get_DST_GPR(); 369 bc.dst_gpr = w1.get_DST_GPR(); 388 bc.dst_gpr = w1.get_DST_GPR(); 478 bc.dst_gpr = w1.get_DST_GPR(); 519 bc.dst_gpr = w1.get_DST_GPR(); 559 bc.dst_gpr = w1.get_DST_GPR(); 635 bc.dst_gpr = w1.get_DST_GPR();
|
| H A D | sb_bc_finalize.cpp | 325 n->bc.dst_gpr = fdst.sel(); 347 update_ngpr(n->bc.dst_gpr); 394 if (pn->bc.dst_gpr == src.sel) { 473 if (pn->bc.dst_gpr == src.sel) { 698 f->bc.dst_gpr = 0; 706 f->bc.dst_gpr = reg >= 0 ? reg : 0;
|
| H A D | sb_bc_parser.cpp | 456 value *v = sh->get_gpr_value(false, n->bc.dst_gpr, n->bc.dst_chan, 492 d = sh->get_gpr_value(true, prev_alu->bc.dst_gpr, 570 if ((flags & AF_MOVA) && (n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX0 || n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX1) && 573 save_set_cf_index(n->src[0], n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX1); 709 n->dst[s] = sh->get_gpr_value(false, n->bc.dst_gpr, s, false);
|
| H A D | sb_bc_dump.cpp | 231 unsigned sel = alu.dst_gpr; 408 s << mova_str[std::min(n.bc.dst_gpr, 4u)]; // CM_V_SQ_MOVA_DST_AR_* 488 print_sel(s, n.bc.dst_gpr, n.bc.dst_rel, INDEX_LOOP, 0);
|
| H A D | sb_bc.h | 506 unsigned dst_gpr:7; member in struct:r600_sb::bc_alu 547 unsigned dst_gpr:7; member in struct:r600_sb::bc_fetch
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/sb/ |
| H A D | sb_bc_builder.cpp | 428 .DST_GPR(bc.dst_gpr) 446 .MOVA_DST(bc.dst_gpr) 475 .DST_GPR(bc.dst_gpr) 491 .DST_GPR(bc.dst_gpr) 543 .DST_GPR(bc.dst_gpr) 586 .DST_GPR(bc.dst_gpr) 651 .DST_GPR(bc.dst_gpr) 726 .DST_GPR(bc.dst_gpr)
|
| H A D | sb_bc_decoder.cpp | 352 bc.dst_gpr = w1.get_DST_GPR(); 369 bc.dst_gpr = w1.get_DST_GPR(); 388 bc.dst_gpr = w1.get_DST_GPR(); 478 bc.dst_gpr = w1.get_DST_GPR(); 519 bc.dst_gpr = w1.get_DST_GPR(); 560 bc.dst_gpr = w1.get_DST_GPR(); 636 bc.dst_gpr = w1.get_DST_GPR();
|
| H A D | sb_bc_finalize.cpp | 325 n->bc.dst_gpr = fdst.sel(); 347 update_ngpr(n->bc.dst_gpr); 394 if (pn->bc.dst_gpr == src.sel) { 473 if (pn->bc.dst_gpr == src.sel) { 698 f->bc.dst_gpr = 0; 706 f->bc.dst_gpr = reg >= 0 ? reg : 0;
|
| H A D | sb_bc.h | 515 unsigned dst_gpr:7; member in struct:r600_sb::bc_alu 546 dst_gpr = 0; 581 unsigned dst_gpr:7; member in struct:r600_sb::bc_fetch
|
| H A D | sb_bc_dump.cpp | 233 unsigned sel = alu.dst_gpr; 410 s << mova_str[std::min(n.bc.dst_gpr, 4u)]; // CM_V_SQ_MOVA_DST_AR_* 490 print_sel(s, n.bc.dst_gpr, n.bc.dst_rel, INDEX_LOOP, 0);
|
| H A D | sb_bc_parser.cpp | 464 value *v = sh->get_gpr_value(false, n->bc.dst_gpr, n->bc.dst_chan, 500 d = sh->get_gpr_value(true, prev_alu->bc.dst_gpr, 578 if ((flags & AF_MOVA) && (n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX0 || n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX1) && 581 save_set_cf_index(n->src[0], n->bc.dst_gpr == CM_V_SQ_MOVA_DST_CF_IDX1); 721 n->dst[s] = sh->get_gpr_value(false, n->bc.dst_gpr, s, false);
|