Searched refs:reg_mode (Results 1 - 10 of 10) sorted by relevance

/xsrc/external/mit/MesaLib/dist/src/panfrost/midgard/
H A Dmidgard_print_constant.c34 midgard_reg_mode reg_mode, bool half,
64 reg_mode--;
66 switch (reg_mode) {
33 mir_print_constant_component(FILE * fp,const midgard_constants * consts,unsigned c,midgard_reg_mode reg_mode,bool half,unsigned mod,midgard_alu_op op) argument
H A Ddisassemble.c129 midgard_reg_mode reg_mode)
136 assert(reg_mode == midgard_reg_mode_8 ||
137 reg_mode == midgard_reg_mode_16);
141 assert(reg_mode == midgard_reg_mode_8 ||
142 reg_mode == midgard_reg_mode_16);
146 assert(reg_mode == midgard_reg_mode_8 ||
147 reg_mode == midgard_reg_mode_16);
151 assert(reg_mode != midgard_reg_mode_8);
155 assert(reg_mode != midgard_reg_mode_8);
159 assert(reg_mode
128 validate_expand_mode(midgard_src_expand_mode expand_mode,midgard_reg_mode reg_mode) argument
403 print_vec_selectors_64(FILE * fp,unsigned swizzle,midgard_reg_mode reg_mode,midgard_src_expand_mode expand_mode,unsigned selector_offset,uint8_t mask) argument
435 print_vec_selectors(FILE * fp,unsigned swizzle,midgard_reg_mode reg_mode,unsigned selector_offset,uint8_t mask,unsigned * mask_offset) argument
[all...]
H A Dmidgard_print.c121 midgard_reg_mode reg_mode = reg_mode_for_bitsize(max_bitsize_for_alu(ins)); local in function:mir_print_embedded_constant
142 swizzle[comp], reg_mode,
H A Dmidgard_emit.c246 midgard_reg_mode reg_mode = reg_mode_for_bitsize(base_size); local in function:mir_pack_swizzle
248 if (reg_mode == midgard_reg_mode_64) {
309 if (reg_mode == midgard_reg_mode_16 && sz == 16) {
312 } else if (reg_mode == midgard_reg_mode_16 && sz == 8) {
319 } else if (reg_mode == midgard_reg_mode_32 && sz == 16) {
322 } else if (reg_mode == midgard_reg_mode_8) {
686 .reg_mode = reg_mode_for_bitsize(max_bitsize_for_alu(ins))
H A Dhelpers.h421 unsigned c, midgard_reg_mode reg_mode, bool half,
H A Dmidgard.h316 midgard_reg_mode reg_mode : 2; member in struct:__anon60a087ed0c08
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/panfrost/midgard/
H A Dmidgard.h210 midgard_reg_mode reg_mode : 2; member in struct:__anon43e15d220908
H A Dmidgard_compile.c319 .reg_mode = midgard_reg_mode_32,
1124 .reg_mode = midgard_reg_mode_32,
1152 .reg_mode = midgard_reg_mode_32,
1423 .reg_mode = midgard_reg_mode_32,
1671 .reg_mode = midgard_reg_mode_16,
1696 .reg_mode = midgard_reg_mode_32,
3547 .reg_mode = midgard_reg_mode_32,
3572 .reg_mode = midgard_reg_mode_16,
3594 .reg_mode = midgard_reg_mode_8,
H A Ddisassemble.c347 midgard_reg_mode mode = alu_field->reg_mode;
/xsrc/external/mit/MesaLib/dist/docs/relnotes/
H A D20.2.0.rst2452 - pan/mdg: eliminate references to ins->alu.reg_mode

Completed in 24 milliseconds