HomeSort by: relevance | last modified time | path
    Searched refs:ucNumDPMLevels (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/
pptable.h 470 //size of the state: sizeof(ATOM_PPLIB_STATE_V2) + (ucNumDPMLevels - 1) * sizeof(UCHAR)
471 UCHAR ucNumDPMLevels;
476 * Driver will read the first ucNumDPMLevels in this array
  /src/sys/external/bsd/drm2/dist/drm/radeon/
pptable.h 429 //size of the state: sizeof(ATOM_PPLIB_STATE_V2) + (ucNumDPMLevels - 1) * sizeof(UCHAR)
430 UCHAR ucNumDPMLevels;
435 * Driver will read the first ucNumDPMLevels in this array
radeon_atombios.c 2707 kcalloc(power_state->v2.ucNumDPMLevels ?
2708 power_state->v2.ucNumDPMLevels : 1,
2713 if (power_state->v2.ucNumDPMLevels) {
2714 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
2737 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_sumo_dpm.c 1511 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
1527 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_trinity_dpm.c 1788 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
1805 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_kv_dpm.c 2693 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
2710 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_ci_dpm.c 5606 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
5620 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_si_dpm.c 6868 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
6882 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_processpptables.c 793 size_of_entry_v2(pstate->ucNumDPMLevels));
933 for (i = 0; i < pstate_entry_v2->ucNumDPMLevels; i++) {
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_kv_dpm.c 2761 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
2778 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
amdgpu_si_dpm.c 7275 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
7289 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;

Completed in 172 milliseconds