Searched refs:GPGPU_DISPATCHDIMX (Results 1 - 7 of 7) sorted by relevance
| /xsrc/external/mit/MesaLib/dist/src/intel/vulkan/ |
| H A D | genX_cmd_buffer.c | 5011 #define GPGPU_DISPATCHDIMX 0x2500 macro
5059 mi_store(&b, mi_reg32(GPGPU_DISPATCHDIMX), size_x);
5281 mi_store(&b, mi_reg32(GPGPU_DISPATCHDIMX), launch_size[0]);
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/ |
| H A D | genX_cmd_buffer.c | 3626 #define GPGPU_DISPATCHDIMX 0x2500 macro
3665 gen_mi_store(&b, gen_mi_reg32(GPGPU_DISPATCHDIMX), size_x);
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/drivers/dri/i965/ |
| H A D | genX_state_upload.c | 4489 #define GPGPU_DISPATCHDIMX 0x2500 macro
4502 emit_lrm(brw, GPGPU_DISPATCHDIMX, ro_bo(bo, indirect_offset + 0));
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/drivers/dri/i965/ |
| H A D | genX_state_upload.c | 4418 #define GPGPU_DISPATCHDIMX 0x2500 macro
4431 emit_lrm(brw, GPGPU_DISPATCHDIMX, ro_bo(bo, indirect_offset + 0));
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/iris/ |
| H A D | iris_state.c | 5552 #define GPGPU_DISPATCHDIMX 0x2500 macro
5560 lrm.RegisterAddress = GPGPU_DISPATCHDIMX;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/iris/ |
| H A D | iris_state.c | 6880 #define GPGPU_DISPATCHDIMX 0x2500 macro
6889 lrm.RegisterAddress = GPGPU_DISPATCHDIMX;
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/crocus/ |
| H A D | crocus_state.c | 8180 #define GPGPU_DISPATCHDIMX 0x2500 macro
8188 lrm.RegisterAddress = GPGPU_DISPATCHDIMX;
|
Completed in 86 milliseconds