Home | History | Annotate | Line # | Download | only in pci
      1 /* $NetBSD: pci_1000.c,v 1.31 2021/07/04 22:42:36 thorpej Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1998 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is based on pci_kn20aa.c, written by Chris G. Demetriou at
      8  * Carnegie-Mellon University. Platform support for Mikasa and Mikasa/Pinnacle
      9  * (Pinkasa) by Ross Harvey with copyright assignment by permission of Avalon
     10  * Computer Systems, Inc.
     11  *
     12  * Redistribution and use in source and binary forms, with or without
     13  * modification, are permitted provided that the following conditions
     14  * are met:
     15  * 1. Redistributions of source code must retain the above copyright
     16  *    notice, this list of conditions and the following disclaimer.
     17  * 2. Redistributions in binary form must reproduce the above copyright
     18  *    notice, this list of conditions and the following disclaimer in the
     19  *    documentation and/or other materials provided with the distribution.
     20  *
     21  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     22  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     23  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     24  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     25  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     31  * POSSIBILITY OF SUCH DAMAGE.
     32  */
     33 
     34 /*
     35  * Copyright (c) 1995, 1996 Carnegie-Mellon University.
     36  * All rights reserved.
     37  *
     38  * Author: Chris G. Demetriou
     39  *
     40  * Permission to use, copy, modify and distribute this software and
     41  * its documentation is hereby granted, provided that both the copyright
     42  * notice and this permission notice appear in all copies of the
     43  * software, derivative works or modified versions, and any portions
     44  * thereof, and that both notices appear in supporting documentation.
     45  *
     46  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     47  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     48  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     49  *
     50  * Carnegie Mellon requests users of this software to return to
     51  *
     52  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     53  *  School of Computer Science
     54  *  Carnegie Mellon University
     55  *  Pittsburgh PA 15213-3890
     56  *
     57  * any improvements or extensions that they make and grant Carnegie the
     58  * rights to redistribute these changes.
     59  */
     60 
     61 #include <sys/cdefs.h>			/* RCS ID & Copyright macro defns */
     62 
     63 __KERNEL_RCSID(0, "$NetBSD: pci_1000.c,v 1.31 2021/07/04 22:42:36 thorpej Exp $");
     64 
     65 #include <sys/types.h>
     66 #include <sys/param.h>
     67 #include <sys/time.h>
     68 #include <sys/systm.h>
     69 #include <sys/errno.h>
     70 #include <sys/device.h>
     71 #include <sys/syslog.h>
     72 
     73 #include <machine/autoconf.h>
     74 #include <machine/rpb.h>
     75 
     76 #include <dev/pci/pcireg.h>
     77 #include <dev/pci/pcivar.h>
     78 
     79 #include "sio.h"
     80 #if NSIO > 0 || NPCEB > 0
     81 #include <alpha/pci/siovar.h>
     82 #endif
     83 
     84 static bus_space_tag_t another_mystery_icu_iot;
     85 static bus_space_handle_t another_mystery_icu_ioh;
     86 
     87 static int	dec_1000_intr_map(const struct pci_attach_args *,
     88 		    pci_intr_handle_t *);
     89 
     90 #define	PCI_NIRQ	16
     91 #define	PCI_STRAY_MAX	5
     92 
     93 static void	dec_1000_enable_intr(pci_chipset_tag_t, int irq);
     94 static void	dec_1000_disable_intr(pci_chipset_tag_t, int irq);
     95 static void	pci_1000_imi(void);
     96 
     97 static void
     98 pci_1000_pickintr(void *core, bus_space_tag_t iot, bus_space_tag_t memt,
     99     pci_chipset_tag_t pc)
    100 {
    101 
    102 	another_mystery_icu_iot = iot;
    103 
    104 	if (bus_space_map(iot, 0x536, 2, 0, &another_mystery_icu_ioh))
    105 		panic("pci_1000_pickintr");
    106 
    107 	pc->pc_intr_v = core;
    108 	pc->pc_intr_map = dec_1000_intr_map;
    109 	pc->pc_intr_string = alpha_pci_generic_intr_string;
    110 	pc->pc_intr_evcnt = alpha_pci_generic_intr_evcnt;
    111 	pc->pc_intr_establish = alpha_pci_generic_intr_establish;
    112 	pc->pc_intr_disestablish = alpha_pci_generic_intr_disestablish;
    113 
    114 	pc->pc_pciide_compat_intr_establish = NULL;
    115 
    116 	pc->pc_intr_desc = "dec 1000";
    117 	pc->pc_vecbase = 0x900;
    118 	pc->pc_nirq = PCI_NIRQ;
    119 
    120 	pc->pc_intr_enable = dec_1000_enable_intr;
    121 	pc->pc_intr_disable = dec_1000_disable_intr;
    122 
    123 	pci_1000_imi();
    124 
    125 	alpha_pci_intr_alloc(pc, PCI_STRAY_MAX);
    126 
    127 #if NSIO > 0 || NPCEB > 0
    128 	sio_intr_setup(pc, iot);
    129 #endif
    130 }
    131 ALPHA_PCI_INTR_INIT(ST_DEC_1000, pci_1000_pickintr)
    132 
    133 static int
    134 dec_1000_intr_map(const struct pci_attach_args *pa, pci_intr_handle_t *ihp)
    135 {
    136 	pcitag_t bustag = pa->pa_intrtag;
    137 	int buspin = pa->pa_intrpin;
    138 	pci_chipset_tag_t pc = pa->pa_pc;
    139 	int	device = 0;	/* XXX gcc */
    140 
    141 	if (buspin == 0)	/* No IRQ used. */
    142 		return 1;
    143 	if (!(1 <= buspin && buspin <= 4))
    144 		goto bad;
    145 
    146 	pci_decompose_tag(pc, bustag, NULL, &device, NULL);
    147 
    148 	switch(device) {
    149 	case 6:
    150 		if(buspin != 1)
    151 			break;
    152 		/* integrated ncr scsi */
    153 		alpha_pci_intr_handle_init(ihp, 0xc, 0);
    154 		return 0;
    155 	case 11:
    156 	case 12:
    157 	case 13:
    158 		alpha_pci_intr_handle_init(ihp,
    159 		    (device - 11) * 4 + buspin - 1, 0);
    160 		return 0;
    161 	}
    162 
    163 bad:	printf("dec_1000_intr_map: can't map dev %d pin %d\n", device, buspin);
    164 	return 1;
    165 }
    166 
    167 /*
    168  * Read and write the mystery ICU IMR registers
    169  */
    170 
    171 #define	IR() bus_space_read_2(another_mystery_icu_iot,		\
    172 				another_mystery_icu_ioh, 0)
    173 
    174 #define	IW(v) bus_space_write_2(another_mystery_icu_iot,	\
    175 				another_mystery_icu_ioh, 0, (v))
    176 
    177 /*
    178  * Enable and disable interrupts at the ICU level
    179  */
    180 
    181 static void
    182 dec_1000_enable_intr(pci_chipset_tag_t pc __unused, int irq)
    183 {
    184 	IW(IR() | 1 << irq);
    185 }
    186 
    187 static void
    188 dec_1000_disable_intr(pci_chipset_tag_t pc __unused, int irq)
    189 {
    190 	IW(IR() & ~(1 << irq));
    191 }
    192 
    193 /*
    194  * Initialize mystery ICU
    195  */
    196 static void
    197 pci_1000_imi(void)
    198 {
    199 	IW(0);					/* XXX ?? */
    200 }
    201