1 /* $Id: at91pmcreg.h,v 1.3 2011/11/04 17:20:54 aymeric Exp $ */ 2 3 #ifndef _AT91PMCREG_H_ 4 #define _AT91PMCREG_H_ 1 5 6 /* Power Management Controller (PMC), at, 7 * at91rm9200.pdf, page 271 */ 8 9 #define PMC_NUM_PCLOCKS 8 10 11 #define PMC_SCER 0x00U /* 00: System Clock Enable Reg */ 12 #define PMC_SCDR 0x04U /* 04: System Clock Disable Reg */ 13 #define PMC_SCSR 0x08U /* 08: System Clock Status Reg */ 14 #define PMC_PCER 0x10U /* 10: Peripheral Clock Enable */ 15 #define PMC_PCDR 0x14U /* 14: Peripheral Clock Disable */ 16 #define PMC_PCSR 0x18U /* 18: Peripheral Clock Status */ 17 #define PMC_MOR 0x20U /* 20: Main Oscillator Reg */ 18 #define PMC_MCFR 0x24U /* 24: Main Clock Freq Reg */ 19 #define PMC_PLLAR 0x28U /* 28: PLL A Register#define PMC_*/ 20 #define PMC_PLLBR 0x2CU /* 2C: PLL B Register */ 21 #define PMC_MCKR 0x30U /* 30: Master Clock Register */ 22 #define PMC_PCK(num) (0x40U + (num) * 4U) /* 40: Programmable Clocks */ 23 #define PMC_IER 0x60U /* 60: Interrupt Enable Reg */ 24 #define PMC_IDR 0x64U /* 64: Interrupt Disable Reg */ 25 #define PMC_SR 0x68U /* 68: Status Register */ 26 #define PMC_IMR 0x6CU /* 6C: Interrupt Mask Reg */ 27 #define PMC_PLLICPR 0x80U /* 80: PLL Charge Pump Current Reg */ 28 29 /* System Clock Enable Register bits: */ 30 #define PMC_SCSR_PCK3 0x0800U 31 #define PMC_SCSR_PCK2 0x0400U 32 #define PMC_SCSR_PCK1 0x0200U 33 #define PMC_SCSR_PCK0 0x0100U 34 #define PMC_SCSR_SAM_UDP 0x0080U 35 #define PMC_SCSR_SAM_UHP 0x0040U 36 #define PMC_SCSR_UHP 0x0010U /* 1 = Enable USB Host Port clks */ 37 #define PMC_SCSR_MCKUDP 0x0004U /* 1 = enable Master Clock dis */ 38 #define PMC_SCSR_UDP 0x0002U /* 1 = enable USB Device Port clk */ 39 #define PMC_SCSR_PCK 0x0001U /* 1 = enable the processor clk */ 40 41 /* Main Oscillator Register bits: */ 42 #define PMC_MOR_OSCOUNT 0xFF00U /* start-up-time / 8 */ 43 #define PMC_MOR_OSCOUNT_SHIFT 8U 44 #define PMC_MOR_MOSCEN 0x1U /* 1 = main oscillator enabled */ 45 46 /* Main Clock Frequency Register bits: */ 47 #define PMC_MCFR_MAINRDY 0x10000U /* 1= main clock ready */ 48 #define PMC_MCFR_MAINF 0x0FFFFU 49 50 /* PLL Register bits: */ 51 #define PMC_PLL_MUL 0x07FF0000U 52 #define PMC_PLL_MUL_SHIFT 16U 53 #define PMC_PLL_OUT 0x0000C000U 54 #define PMC_PLL_OUT_80_TO_160 0x00000000U 55 #define PMC_PLL_OUT_150_TO_240 0x00008000U 56 #define PMC_PLL_PLLCOUNT 0x00003F00U 57 #define PMC_PLL_DIV 0x000000FFU 58 #define PMC_PLL_DIV_SHIFT 0U 59 60 /* PLL B Register bits: */ 61 #define PMC_PLLBR_USB_96M 0x10000000U /* 1 = USB clks = PLL B output / 2 */ 62 63 /* Master Clock Register bits: */ 64 #define PMC_MCKR_MDIV 0x300U 65 #define PMC_MCKR_MDIV_1 0x000U 66 #define PMC_MCKR_MDIV_2 0x100U 67 #define PMC_MCKR_MDIV_3 0x200U 68 #define PMC_MCKR_MDIV_4 0x300U 69 #define PMC_MCKR_MDIV_SHIFT 8U 70 71 #define PMC_MCKR_PRES 0x01CU 72 #define PMC_MCKR_PRES_SHIFT 2U 73 #define PMC_MCKR_PRES_1 (0U<<PMC_MCKR_PRES_SHIFT) 74 #define PMC_MCKR_PRES_2 (1U<<PMC_MCKR_PRES_SHIFT) 75 #define PMC_MCKR_PRES_4 (2U<<PMC_MCKR_PRES_SHIFT) 76 #define PMC_MCKR_PRES_8 (3U<<PMC_MCKR_PRES_SHIFT) 77 #define PMC_MCKR_PRES_16 (4U<<PMC_MCKR_PRES_SHIFT) 78 #define PMC_MCKR_PRES_32 (5U<<PMC_MCKR_PRES_SHIFT) 79 #define PMC_MCKR_PRES_64 (6U<<PMC_MCKR_PRES_SHIFT) 80 81 #define PMC_MCKR_CSS 0x003U 82 #define PMC_MCKR_CSS_SLOW_CLK 0x000U 83 #define PMC_MCKR_CSS_MAIN_CLK 0x001U 84 #define PMC_MCKR_CSS_PLLA 0x002U 85 #define PMC_MCKR_CSS_PLLB 0x003U 86 87 /* Programmable Clock Register bits: */ 88 #define PMC_PCK_PRES PMC_MCKR_PRES 89 #define PMC_PCK_PRES_SHIFT PMC_MCKR_PRES_SHIFT 90 #define PMC_PCK_PRES_1 PMC_MCKR_PRES_1 91 #define PMC_PCK_PRES_2 PMC_MCKR_PRES_2 92 #define PMC_PCK_PRES_4 PMC_MCKR_PRES_4 93 #define PMC_PCK_PRES_8 PMC_MCKR_PRES_8 94 #define PMC_PCK_PRES_16 PMC_MCKR_PRES_16 95 #define PMC_PCK_PRES_32 PMC_MCKR_PRES_32 96 #define PMC_PCK_PRES_64 PMC_MCKR_PRES_64 97 98 #define PMC_PCK_CSS PMC_MCKR_CSS 99 #define PMC_PCK_CSS_SLOW_CLK PMC_MCKR_CSS_SLOW_CLK 100 #define PMC_PCK_CSS_CLKC PMC_MCKR_CSS_CLKC 101 #define PMC_PCK_CSS_CLKA PMC_MCKR_CSS_CLKA 102 #define PMC_PCK_CSS_CLKB PMC_MCKR_CSS_CLKB 103 104 105 /* Interrupt Enable Register bits: */ 106 #define PMC_SR_PCK7RDY 0x8000U 107 #define PMC_SR_PCK6RDY 0x4000U 108 #define PMC_SR_PCK5RDY 0x2000U 109 #define PMC_SR_PCK4RDY 0x1000U 110 #define PMC_SR_PCK3RDY 0x0800U 111 #define PMC_SR_PCK2RDY 0x0400U 112 #define PMC_SR_PCK1RDY 0x0200U 113 #define PMC_SR_PCK0RDY 0x0100U 114 #define PMC_SR_MCKRDY 0x0008U 115 #define PMC_SR_LOCKB 0x0004U 116 #define PMC_SR_LOCKA 0x0002U 117 #define PMC_SR_MOSCS 0x0001U 118 119 /* PLL Charge Pump Current Reg bits: */ 120 #define PMC_PLLICPR_ICPPLLA 0x00000001U 121 #define PMC_PLLICPR_ICPPLLB 0x00010000U 122 123 #define PMCREG(offset) *((volatile uint32_t*)(0xfffffc00UL + (offset))) 124 125 #endif /* !_AT91PMCREG_H_ */ 126
Indexes created Sat Sep 20 22:09:52 GMT 2025