locore.h revision 1.40
1 /* $NetBSD: locore.h,v 1.40 2000/07/27 17:29:06 cgd Exp $ */ 2 3 /* 4 * Copyright 1996 The Board of Trustees of The Leland Stanford 5 * Junior University. All Rights Reserved. 6 * 7 * Permission to use, copy, modify, and distribute this 8 * software and its documentation for any purpose and without 9 * fee is hereby granted, provided that the above copyright 10 * notice appear in all copies. Stanford University 11 * makes no representations about the suitability of this 12 * software for any purpose. It is provided "as is" without 13 * express or implied warranty. 14 */ 15 16 /* 17 * Jump table for MIPS cpu locore functions that are implemented 18 * differently on different generations, or instruction-level 19 * archtecture (ISA) level, the Mips family. 20 * The following functions must be provided for each mips ISA level: 21 * 22 * 23 * MachFlushCache 24 * MachFlushDCache 25 * MachFlushICache 26 * wbflush 27 * proc_trampoline() 28 * cpu_switch_resume() 29 * 30 * We currently provide support for MIPS I and MIPS III. 31 */ 32 33 #ifndef _MIPS_LOCORE_H 34 #define _MIPS_LOCORE_H 35 36 #ifndef _LKM 37 #include "opt_cputype.h" 38 #include "opt_mips_cache.h" 39 #endif 40 41 struct tlb; 42 43 /* 44 * locore service routine for exception vectors. Used outside locore 45 * only to print them by name in stack tracebacks 46 */ 47 48 u_int32_t mips_read_causereg(void); 49 u_int32_t mips_read_statusreg(void); 50 51 void mips1_ConfigCache(void); 52 void mips1_FlushCache(void); 53 void mips1_FlushDCache(vaddr_t addr, vsize_t len); 54 void mips1_FlushICache(vaddr_t addr, vsize_t len); 55 56 void mips1_SetPID(int pid); 57 void mips1_TBIA(int); 58 void mips1_TBIAP(int); 59 void mips1_TBIS(vaddr_t); 60 int mips1_TLBUpdate(u_int, u_int); 61 void mips1_wbflush(void); 62 void mips1_proc_trampoline(void); 63 void mips1_cpu_switch_resume(void); 64 65 void mips3_ConfigCache(void); 66 void mips3_FlushCache(void); 67 void mips3_FlushDCache(vaddr_t addr, vaddr_t len); 68 void mips3_FlushICache(vaddr_t addr, vaddr_t len); 69 void mips3_HitFlushDCache(vaddr_t, int); 70 71 void mips3_SetPID(int pid); 72 void mips3_TBIA(int); 73 void mips3_TBIAP(int); 74 void mips3_TBIS(vaddr_t); 75 int mips3_TLBUpdate(u_int, u_int); 76 void mips3_TLBRead(int, struct tlb *); 77 void mips3_SetWIRED(int); 78 void mips3_wbflush(void); 79 void mips3_proc_trampoline(void); 80 void mips3_cpu_switch_resume(void); 81 82 void mips3_FlushCache_2way(void); 83 void mips3_FlushDCache_2way(vaddr_t addr, vaddr_t len); 84 void mips3_HitFlushDCache_2way(vaddr_t, int); 85 void mips3_FlushICache_2way(vaddr_t addr, vaddr_t len); 86 87 u_int32_t mips3_read_config(void); 88 u_int32_t mips3_cycle_count(void); 89 u_int32_t mips3_write_count(u_int32_t); 90 u_int32_t mips3_read_compare(void); 91 void mips3_write_config(u_int32_t); 92 void mips3_write_compare(u_int32_t); 93 void mips3_write_xcontext_upper(u_int32_t); 94 void mips3_clearBEV(void); 95 96 /* 97 * A vector with an entry for each mips-ISA-level dependent 98 * locore function, and macros which jump through it. 99 * XXX the macro names are chosen to be compatible with the old 100 * Sprite coding-convention names used in 4.4bsd/pmax. 101 */ 102 typedef struct { 103 void (*flushCache)(void); 104 void (*flushDCache)(vaddr_t addr, vsize_t len); 105 void (*flushICache)(vaddr_t addr, vsize_t len); 106 void (*setTLBpid)(int pid); 107 void (*TBIAP)(int); 108 void (*TBIS)(vaddr_t); 109 int (*tlbUpdate)(u_int highreg, u_int lowreg); 110 void (*wbflush)(void); 111 } mips_locore_jumpvec_t; 112 113 /* Override writebuffer-drain method. */ 114 void mips_set_wbflush(void (*)(void)); 115 116 117 /* stacktrace() -- print a stack backtrace to the console */ 118 void stacktrace(void); 119 /* logstacktrace() -- log a stack traceback to msgbuf */ 120 void logstacktrace(void); 121 122 /* 123 * The "active" locore-fuction vector, and 124 125 */ 126 extern mips_locore_jumpvec_t mips_locore_jumpvec; 127 extern mips_locore_jumpvec_t r2000_locore_vec; 128 extern mips_locore_jumpvec_t r4000_locore_vec; 129 extern long *mips_locoresw[]; 130 131 #if defined(MIPS3) && !defined (MIPS1) 132 #if defined(MIPS3_5200) 133 #define MachFlushCache mips3_FlushCache_2way 134 #define MachFlushDCache mips3_FlushDCache_2way 135 #define MachHitFlushDCache mips3_HitFlushDCache_2way 136 #define MachFlushICache mips3_FlushICache_2way 137 #else 138 #define MachFlushCache mips3_FlushCache 139 #if defined(MIPS3_L2CACHE_ABSENT) && defined(MIPS3_4100) 140 #define MachFlushDCache mips3_FlushDCache /* VR4100 */ 141 #elif !defined(MIPS3_L2CACHE_ABSENT) && defined(MIPS3_L2CACHE_PRESENT) 142 #define MachFlushDCache mips3_FlushDCache 143 #else 144 #define MachFlushDCache (*(mips_locore_jumpvec.flushDCache)) 145 #endif 146 #define MachHitFlushDCache mips3_HitFlushDCache 147 #define MachFlushICache mips3_FlushICache 148 #endif 149 #define MachSetPID mips3_SetPID 150 #define MIPS_TBIAP() mips3_TBIAP(mips_num_tlb_entries) 151 #define MIPS_TBIS mips3_TBIS 152 #define MachTLBUpdate mips3_TLBUpdate 153 #define wbflush() mips3_wbflush() 154 #define proc_trampoline mips3_proc_trampoline 155 #endif 156 157 #if !defined(MIPS3) && defined (MIPS1) 158 #define MachFlushCache mips1_FlushCache 159 #define MachFlushDCache mips1_FlushDCache 160 #define MachFlushICache mips1_FlushICache 161 #define MachSetPID mips1_SetPID 162 #define MIPS_TBIAP() mips1_TBIAP(mips_num_tlb_entries) 163 #define MIPS_TBIS mips1_TBIS 164 #define MachTLBUpdate mips1_TLBUpdate 165 #define wbflush() mips1_wbflush() 166 #define proc_trampoline mips1_proc_trampoline 167 #endif 168 169 170 171 #if defined(MIPS3) && defined (MIPS1) 172 #define MachFlushCache (*(mips_locore_jumpvec.flushCache)) 173 #define MachFlushDCache (*(mips_locore_jumpvec.flushDCache)) 174 #define MachFlushICache (*(mips_locore_jumpvec.flushICache)) 175 #define MachSetPID (*(mips_locore_jumpvec.setTLBpid)) 176 #define MIPS_TBIAP() (*(mips_locore_jumpvec.TBIAP))(mips_num_tlb_entries) 177 #define MIPS_TBIS (*(mips_locore_jumpvec.TBIS)) 178 #define MachTLBUpdate (*(mips_locore_jumpvec.tlbUpdate)) 179 #define MachHitFlushDCache mips3_HitFlushDCache 180 #define wbflush() (*(mips_locore_jumpvec.wbflush))() 181 #define proc_trampoline (mips_locoresw[1]) 182 #endif 183 184 #define CPU_IDLE (mips_locoresw[2]) 185 186 /* cpu_switch_resume is called inside locore.S */ 187 188 /* 189 * CPU identification, from PRID register. 190 */ 191 typedef int mips_prid_t; 192 193 #define MIPS_PRID_REV(x) (((x) >> 0) & 0x00ff) 194 #define MIPS_PRID_IMPL(x) (((x) >> 8) & 0x00ff) 195 #define MIPS_PRID_RSVD(x) (((x) >> 16) & 0xffff) 196 197 #define MIPS_PRID_REV_MIN(x) ((MIPS_PRID_REV(x) >> 0) & 0x0f) 198 #define MIPS_PRID_REV_MAJ(x) ((MIPS_PRID_REV(x) >> 4) & 0x0f) 199 200 #ifdef _KERNEL 201 202 /* 203 * Global variables used to communicate CPU type, and parameters 204 * such as cache size, from locore to higher-level code (e.g., pmap). 205 */ 206 207 extern mips_prid_t cpu_id; 208 extern mips_prid_t fpu_id; 209 extern int cpu_arch; 210 extern int mips_num_tlb_entries; 211 extern u_int mips_L1DCacheSize; 212 extern u_int mips_L1ICacheSize; 213 extern u_int mips_L1DCacheLSize; 214 extern u_int mips_L1ICacheLSize; 215 extern int mips_L2CachePresent; 216 extern u_int mips_L2CacheLSize; 217 extern u_int mips_CacheAliasMask; 218 extern u_int mips_CachePreferMask; 219 220 #ifdef MIPS3 221 extern int mips3_L1TwoWayCache; 222 extern int mips3_cacheflush_bug; 223 #endif /* MIPS3 */ 224 225 /* 226 * trapframe argument passed to trap() 227 */ 228 struct trapframe { 229 mips_reg_t tf_regs[17]; 230 mips_reg_t tf_ra; 231 mips_reg_t tf_sr; 232 mips_reg_t tf_mullo; 233 mips_reg_t tf_mulhi; 234 mips_reg_t tf_epc; /* may be changed by trap() call */ 235 }; 236 237 /* 238 * Stack frame for kernel traps. four args passed in registers. 239 * A trapframe is pointed to by the 5th arg, and a dummy sixth argument 240 * is used to avoid alignment problems 241 */ 242 243 struct kernframe { 244 register_t cf_args[4 + 1]; 245 register_t cf_pad; /* (for 8 word alignment) */ 246 register_t cf_sp; 247 register_t cf_ra; 248 struct trapframe cf_frame; 249 }; 250 251 #endif 252 253 #endif /* _MIPS_LOCORE_H */ 254
Indexes created Tue Sep 30 11:09:46 GMT 2025