HomeSort by: relevance | last modified time | path
    Searched refs:CLK_MM_MDP_RSZ0 (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
mt8167-clk.h 85 #define CLK_MM_MDP_RSZ0 4
mt6765-clk.h 255 #define CLK_MM_MDP_RSZ0 2
mt6797-clk.h 223 #define CLK_MM_MDP_RSZ0 7
mt8173-clk.h 255 #define CLK_MM_MDP_RSZ0 6
mt2701-clk.h 368 #define CLK_MM_MDP_RSZ0 14
mt2712-clk.h 308 #define CLK_MM_MDP_RSZ0 5
mt6779-clk.h 357 #define CLK_MM_MDP_RSZ0 15
mt8183-clk.h 325 #define CLK_MM_MDP_RSZ0 14
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/mediatek/
mt8173.dtsi 1029 clocks = <&mmsys CLK_MM_MDP_RSZ0>;

Completed in 17 milliseconds