Searched refs:GCC_PCIE0_PHY_BCR (Results 1 - 6 of 6) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/reset/
H A Dqcom,gcc-ipq5018.h46 #define GCC_PCIE0_PHY_BCR 35 macro
H A Dqcom,gcc-ipq6018.h80 #define GCC_PCIE0_PHY_BCR 69 macro
H A Dqcom,ipq9574-gcc.h32 #define GCC_PCIE0_PHY_BCR 21 macro
/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Dqcom,gcc-ipq8074.h318 #define GCC_PCIE0_PHY_BCR 78 macro
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/qcom/
H A Dipq6018.dtsi303 resets = <&gcc GCC_PCIE0_PHY_BCR>,
H A Dipq8074.dtsi216 resets = <&gcc GCC_PCIE0_PHY_BCR>,

Completed in 8 milliseconds