HomeSort by: relevance | last modified time | path
    Searched refs:MPLL_SS2 (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
rv740d.h 115 #define MPLL_SS2 0x860
radeon_rv740_dpm.c 203 u32 mpll_ss2 = pi->clk_regs.rv770.mpll_ss2; local in function:rv740_populate_mclk_value
265 mpll_ss2 &= ~CLKS_MASK;
266 mpll_ss2 |= CLKS(clk_s);
284 mclk->mclk770.vMPLL_SS2 = cpu_to_be32(mpll_ss2);
316 pi->clk_regs.rv770.mpll_ss2 = RREG32(MPLL_SS2);
nid.h 692 #define MPLL_SS2 0x860
cikd.h 758 #define MPLL_SS2 0x2bd0
sid.h 635 #define MPLL_SS2 0x2bd0
evergreend.h 230 #define MPLL_SS2 0x860
radeon_ni_dpm.c 1202 ni_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
1711 cpu_to_be32(ni_pi->clock_registers.mpll_ss2);
2180 u32 mpll_ss2 = ni_pi->clock_registers.mpll_ss2; local in function:ni_populate_mclk_value
2255 mpll_ss2 &= ~CLKS_MASK;
2256 mpll_ss2 |= CLKS(clk_s);
2293 mclk->vMPLL_SS2 = cpu_to_be32(mpll_ss2);
radeon_ci_dpm.c 1900 pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
2809 u32 mpll_ss2 = pi->clock_registers.mpll_ss2; local in function:ci_calculate_mclk_params
2854 mpll_ss2 &= ~CLKS_MASK;
2855 mpll_ss2 |= CLKS(clks);
2876 mclk->MpllSs2 = mpll_ss2;
3091 table->MemoryACPILevel.MpllSs2 = cpu_to_be32(pi->clock_registers.mpll_ss2);
radeon_si_dpm.c 3590 si_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
4397 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
4599 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
4893 u32 mpll_ss2 = si_pi->clock_registers.mpll_ss2; local in function:si_populate_mclk_value
4938 mpll_ss2 &= ~CLKS_MASK;
4939 mpll_ss2 |= CLKS(clks);
4960 mclk->vMPLL_SS2 = cpu_to_be32(mpll_ss2);
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
sid.h 637 #define MPLL_SS2 0xAF4
amdgpu_si_dpm.c 4051 si_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
4863 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
5064 cpu_to_be32(si_pi->clock_registers.mpll_ss2);
5357 u32 mpll_ss2 = si_pi->clock_registers.mpll_ss2; local in function:si_populate_mclk_value
5402 mpll_ss2 &= ~CLKS_MASK;
5403 mpll_ss2 |= CLKS(clks);
5424 mclk->vMPLL_SS2 = cpu_to_be32(mpll_ss2);
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_iceland_smumgr.c 1067 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; local in function:iceland_calculate_mclk_params
1146 mpll_ss2 = PHM_SET_FIELD(mpll_ss2, MPLL_SS2, CLKS, clks);
1169 mclk->MpllSs2 = mpll_ss2;
amdgpu_ci_smumgr.c 1043 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; local in function:ci_calculate_mclk_params
1096 mpll_ss2 = PHM_SET_FIELD(mpll_ss2, MPLL_SS2, CLKS, clks);
1117 mclk->MpllSs2 = mpll_ss2;
amdgpu_tonga_smumgr.c 810 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; local in function:tonga_calculate_mclk_params
898 mpll_ss2 = PHM_SET_FIELD(mpll_ss2, MPLL_SS2, CLKS, clks);
920 mclk->MpllSs2 = mpll_ss2;

Completed in 53 milliseconds