HomeSort by: relevance | last modified time | path
    Searched refs:PACKET3_SET_CONTEXT_REG (Results 1 - 20 of 20) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
nvd.h 275 #define PACKET3_SET_CONTEXT_REG 0x69
si_enums.h 265 #define PACKET3_SET_CONTEXT_REG 0x69
soc15d.h 267 #define PACKET3_SET_CONTEXT_REG 0x69
vid.h 346 #define PACKET3_SET_CONTEXT_REG 0x69
cikd.h 464 #define PACKET3_SET_CONTEXT_REG 0x69
amdgpu_gfx_v6_0.c 2070 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2084 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
2904 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2914 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
amdgpu_gfx_v7_0.c 2569 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2577 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
2588 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
3999 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
4009 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));
amdgpu_gfx_v10_0.c 973 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
986 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
2690 PACKET3(PACKET3_SET_CONTEXT_REG,
2702 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 1));
amdgpu_gfx_v8_0.c 1273 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
1284 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));
4201 PACKET3(PACKET3_SET_CONTEXT_REG,
4211 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
sid.h 1850 #define PACKET3_SET_CONTEXT_REG 0x69
amdgpu_gfx_v9_0.c 1651 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
3144 PACKET3(PACKET3_SET_CONTEXT_REG,
  /src/sys/external/bsd/drm2/dist/drm/radeon/
nid.h 1274 #define PACKET3_SET_CONTEXT_REG 0x69
radeon_si.c 3616 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
4583 case PACKET3_SET_CONTEXT_REG:
4686 case PACKET3_SET_CONTEXT_REG:
5744 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
5754 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
cikd.h 1930 #define PACKET3_SET_CONTEXT_REG 0x69
sid.h 1787 #define PACKET3_SET_CONTEXT_REG 0x69
radeon_evergreen_cs.c 2346 case PACKET3_SET_CONTEXT_REG:
2352 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n");
3425 case PACKET3_SET_CONTEXT_REG:
evergreend.h 1670 #define PACKET3_SET_CONTEXT_REG 0x69
r600d.h 1691 #define PACKET3_SET_CONTEXT_REG 0x69
radeon_r600_cs.c 1927 case PACKET3_SET_CONTEXT_REG:
1933 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n");
radeon_cik.c 4040 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
6749 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
6759 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));

Completed in 116 milliseconds