HomeSort by: relevance | last modified time | path
    Searched refs:PACKET3_SET_CONTEXT_REG_START (Results 1 - 18 of 18) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
nvd.h 276 #define PACKET3_SET_CONTEXT_REG_START 0x0000a000
si_enums.h 266 #define PACKET3_SET_CONTEXT_REG_START 0x000a000
soc15d.h 268 #define PACKET3_SET_CONTEXT_REG_START 0x0000a000
vid.h 347 #define PACKET3_SET_CONTEXT_REG_START 0x0000a000
cikd.h 465 #define PACKET3_SET_CONTEXT_REG_START 0x0000a000
amdgpu_gfx_v10_0.c 975 PACKET3_SET_CONTEXT_REG_START);
985 SOC15_REG_OFFSET(GC, 0, mmPA_SC_TILE_STEERING_OVERRIDE) - PACKET3_SET_CONTEXT_REG_START;
2693 PACKET3_SET_CONTEXT_REG_START);
2701 SOC15_REG_OFFSET(GC, 0, mmPA_SC_TILE_STEERING_OVERRIDE) - PACKET3_SET_CONTEXT_REG_START;
amdgpu_gfx_v7_0.c 2570 amdgpu_ring_write(ring, ext->reg_index - PACKET3_SET_CONTEXT_REG_START);
2578 amdgpu_ring_write(ring, mmPA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);
4000 buffer[count++] = cpu_to_le32(ext->reg_index - PACKET3_SET_CONTEXT_REG_START);
4010 buffer[count++] = cpu_to_le32(mmPA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);
amdgpu_gfx_v8_0.c 1275 PACKET3_SET_CONTEXT_REG_START);
1286 PACKET3_SET_CONTEXT_REG_START);
4204 ext->reg_index - PACKET3_SET_CONTEXT_REG_START);
4212 amdgpu_ring_write(ring, mmPA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);
amdgpu_gfx_v6_0.c 2071 amdgpu_ring_write(ring, ext->reg_index - PACKET3_SET_CONTEXT_REG_START);
2915 buffer[count++] = cpu_to_le32(mmPA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);
sid.h 1851 #define PACKET3_SET_CONTEXT_REG_START 0x000a000
amdgpu_gfx_v9_0.c 1653 PACKET3_SET_CONTEXT_REG_START);
3147 ext->reg_index - PACKET3_SET_CONTEXT_REG_START);
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_evergreen_cs.c 2347 start_reg = (idx_value << 2) + PACKET3_SET_CONTEXT_REG_START;
2349 if ((start_reg < PACKET3_SET_CONTEXT_REG_START) ||
2658 allowed_reg_base -= PACKET3_SET_CONTEXT_REG_START;
3533 allowed_reg_base -= PACKET3_SET_CONTEXT_REG_START;
nid.h 1275 #define PACKET3_SET_CONTEXT_REG_START 0x00028000
cikd.h 1931 #define PACKET3_SET_CONTEXT_REG_START 0x00028000
sid.h 1788 #define PACKET3_SET_CONTEXT_REG_START 0x00028000
evergreend.h 1671 #define PACKET3_SET_CONTEXT_REG_START 0x00028000
radeon_si.c 5755 buffer[count++] = cpu_to_le32(PA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);
radeon_cik.c 6760 buffer[count++] = cpu_to_le32(PA_SC_RASTER_CONFIG - PACKET3_SET_CONTEXT_REG_START);

Completed in 206 milliseconds